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“Energy-Efficient Wake-up Receivers for 915-MHz ISM Band Applications” 
 
Wake-up receiver (WuRx) is a wel-known approach for optimizing the latency and 
power consumption of ultra-low power transceivers in wireless sensor nodes. 
Tuned RF (TRF) or Envelope Detection architecture is an appropriate topology 
for short-range Wireless Body Area Network (WBAN) applications, where 
achieving a very high sensitivity is not a priority. However, the demand for an 
improved sensitivity gets emphasized for longer transmission ranges. Regardless of 
the application, considering the existing trade-of between the power and 
sensitivity, design techniques and novel architectures are usualy employed to 
optimize the power-sensitivity product. Moreover, considering the negative impact 
of higher data rate on the sensitivity, the energy-sensitivity product can be a more 
reasonable figure of merit when comparing WuRx designs. 
In this thesis, the RF-subsampling architecture has been combined with the TRF 
receiver architecture as a first approach for improving the power-sensitivity 
product. The overal power consumption is reduced as a result of employing the 
subsampling topology with a low-frequency local oscilator (LO). Post layout 
simulations show that the proposed WuRx draws only 56 μA from a 0.5 V supply 
and exhibits an input sensitivity of -70 dBm for a data rate of 100 kbps. The chip 
occupies an area of 0.15 mm2 and is fabricated with TSMC 90nm CMOS 
technology. 
Another major contribution of this work is to propose and implement a novel 
dual-mode ultra-low-power WuRx based on the subsampling topology, which not 
only reduces the overal power consumption but also optimizes the energy-
sensitivity product of the receiver. During the typical mode of operation known as 
the Monitoring (MO) mode, the start frame bits are received at a rate of as low as 
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10 kbps. Having received the true preamble bits in the MO mode, the remaining 
wake-up patern bits are received at a higher rate of 200 kbps during the Identifier 
(ID) mode. By lowering the gain of the front-end amplifier in the MO mode, the 
power dissipation is reduced, which in turn causes an increase in the overal noise 
figure of the receiver. However, adequate sensitivity and hence an optimized 
energy-sensitivity product is maintained by intentionaly lowering the data rate as 
wel as the detection bandwidth of the receiver in the MO mode. 
The proposed wake-up receiver has been designed and fabricated in IBM 130 nm 
technology with a core size of about 0.2 mm2 for the target frequency range of 902-
928 MHz. The measured results show that the proposed dual-mode receiver 
achieves a sensitivity of -78.5 dBm and -75 dBm while dissipating an average 














LIST OF FIGURES ............................................... iv 
LIST OF TABLES ............................................... vii 
LIST OF ABBREVIATIONS ....................................... ix 
ACKNOWLEDGMENT ........................................... x 
1. INTRODUCTION.............................................. 1 
1.1 MOTIVATION .............................................. 1 
1.2 COMMUNICATION REQUIREMENTS .............................. 2 
1.3 WURX DESIGN METRICS ..................................... 3 
1.4 BACKGROUND AND LITERATURE REVIEW ........................ 4 
1.5 OBJECTIVES AND DESIGN SPECIFICATIONS ...................... 10 
1.6 THESIS ORGANIZATION ..................................... 13 
2. POWER-SENSITIVITY TRADE-OFF IN TRF RECEIVERS[54] .... 14 
2.1 OPTIMUM NUMBER OF CASCADED STAGES ...................... 15 
2.2 SENSITIVITY CALCULATION IN A TRF RECEIVER .................. 18 
2.3 POWER-SENSITIVITY RELATIONSHIP ........................... 29 
2.4 THEORETICAL ANALYSIS .................................... 33 
3. SUBSAMPLING-BASED WAKE-UP RECEIVER[20] .............. 38 
3.1 THE SUBSAMPLING ARCHITECTURE ............................ 38 
3.2 NOISE ANALYSIS .......................................... 41 
3.3 DESIGN METHODOLOGY .................................... 44 
3.3.1 Diferential Subsampling circuit .......................... 44 
3.3.2 Three-Stage Temperature Invariant Ring-Oscilator .......... 46 
vi 
 
3.3.3 Wideband IF-Amplifier and Envelope detector .............. 48 
3.4 SENSITIVITY CALCULATION AND COMPARISON ................... 52 
3.5 CONCLUSION ............................................. 54 
4. ULTRA-LOW-POWER ENERGY-EFFICIENT DUAL-MODE WAKE-
UP RECEIVER [56] ........................................... 55 
4.1 PROPOSED DUAL-MODE WURX ARCHITECTURE .................. 56 
4.2 DIFFERENTIAL SAMPLE AND HOLD CIRCUIT ..................... 59 
4.3 MULTISTAGE ACTIVE INDUCTOR-BASED AMPLIFIER ............... 63 
4.4 PERIOD-BASED CALIBRATED VCO ............................ 67 
4.4.1 Frequency Accuracy Estimation .......................... 68 
4.4.2 Proposed Frequency Comparison Circuit ................... 70 
4.4.2.1 Principle of Operation ................................ 70 
4.4.2.2 Design Considerations ............................... 72 
4.4.2.3 Results and Discussion ............................... 73 
4.4.3 Complete VCO Calibration Circuit ....................... 79 
4.5 ENVELOPE DETECTOR ...................................... 82 
4.6 BASEBAND AMPLIFIER STAGE ................................ 84 
4.7 DIGITAL DETECTION CIRCUITRY .............................. 84 
4.8 BUFFER AMPLIFIERS ....................................... 88 
4.9 SIMULATION RESULTS ...................................... 89 
4.10 CONCLUSION ........................................... 95 
5. TEST PLAN AND MEASUREMENT ............................ 97 
5.1 DEFINITION OF THE PINS .................................... 98 
5.2 TEST EQUIPMENT .......................................... 99 
5.3 PRELIMINARY TEST PLAN .................................. 100 
5.4 INPUT MATCHING ........................................ 102 
5.5 VCO FREQUENCY CALIBRATION ............................. 104 
vi 
 
5.6 SUBSAMPLER+IF-AMPLIFIER ................................ 105 
5.7 WAKEUP AND BER TESTS .................................. 107 
6. CONCLUSION AND FUTURE WORKS ........................ 113 
6.1 CONCLUSION ............................................ 113 
6.2 FUTURE WORKS .......................................... 114 
6.2.1 LC Oscilator for VCO................................ 114 
6.2.2 Dual-Tone Architecture ............................... 115 





















List of Figures 
Fig. 1.1: Block diagram of an ultra-low-power BPSK receiver based on injection-
locked oscilators [29] ........................................... 5 
Fig. 1.2: Block diagram of the low-power super-regenerative receiver [9] ...... 6 
Fig. 1.3: Block diagram of the Uncertain-IF WuRx architecture [22] .......... 8 
Fig. 1.4: Block diagram for a WuRx with double sampling technique [34] ...... 8 
Fig. 1.5: Block diagram of a simplified subsampling receiver [41] ............ 9 
Fig. 1.6: Block diagram of a dual-mode wake-up receiver [51] .............. 10 
Fig. 1.7: State-of-the-art ultra-low power wake-up receivers ................ 11 
Fig. 1.8: Frequency spectrum of the 915-MHz ISM band channels ........... 12 
 The optimum number of stages vs. the total gain in a multistage amplifier 
leading to the maximized GBW extension ratio ...................... 17 
 The optimum number of stages vs. the total gain for a multistage amplifier 
leading to the minimum required total current consumption ............ 17 
 Block diagram of a general TRF receiver with NMOS-based envelope 
detector circuit [22], [53], [58] ................................... 19 
 Block diagram of a generic TRF receiver including the breakdown of noise 
sources...................................................... 22 
 Receiver Sensitivity as a function of NF and RF bandwidth at the data rate 
of 10 kbps when dominated by the RF stage noise .................... 27 
 Diferential N-stage amplifier showing only the first two stages[53] .. 30 
 Schematic of the diferential envelope detector circuit [53] ......... 32 
 Efect of number of amplifier stages on the curent consumption by 
varying the total gain from 10 dB to 50 dB ......................... 34 
 Efect of number of amplifier stages on the sensitivity by varying the total 
gain from 10 dB to 50 dB ....................................... 34 
ix 
 
 Efect of number of amplifier stages on the current×sensitivity by 
varying the total gain from 10 dB to 50 dB ......................... 36 
 Efect of number of amplifier stages on the power×sensitivity by varying 
the total gain from 10 dB to 50 dB ................................ 37 
Fig. 3.1: Proposed architecture for the sub-sampling based WuRx ........... 40 
MHzfRF 915Fig. 3.2: IF signal vs. sampling frequency for and for ±5% LO 
inaccuracy in the sampling frequency.............................. 41 
Fig. 3.3: Noise Figure of the subsampler vs. sampling frequency for three values of 
the sampling capacitor Cs ....................................... 43 
Fig. 3.4: Diferential sample and hold circuit with dummy transistors ........ 44 
Fig. 3.5: Plot of the subsampled signal at the output of the S/H circuit ........ 45 
Fig. 3.6: Frequency spectrum of the subsampled signal .................... 45 
Fig. 3.7: The 3-stage ring oscilator with the temperature compensation circuit 
(TCC) and output bufers ....................................... 46 
Fig. 3.8: Variation of sampling frequency with temperature in the presence and 
absence of the temperature compensation circuit (TCC) ............... 47 
Fig. 3.9: Variations of the sampling frequency due to local and global process 
variations .................................................... 48 
Fig. 3.10: Frequency response of the 5-stage IF-amplifier by varying the overal 
voltage gain for a fixed bandwidth ................................ 50 
Fig. 3.11: Noise Performance of the 5-stage IF-amplifier .................. 50 
Fig. 3.12: Frequency response of the extracted 5-stage amplifier ............ 51 
Fig. 3.13: Input and output signals of the designed envelope detector ......... 51 
Fig. 3.14: Calculated sensitivity based on extracted simulation results ........ 53 
Fig. 3.15: Layout view of the complete WuRx in TSMC90nm technology ..... 53 
Fig. 4.1: Block diagram of a (a) generic TRF and (b) subsampling-based receivers
............................................................ 57 
Fig. 4.2: Block diagram of the proposed dual-mode wake-up receiver ........ 59 
x 
 
Fig. 4.3: Diferential sample and hold circuit with complementary switches ... 61 
Fig. 4.4: Simulation results for the subsampled signal and its frequency response
............................................................ 63 
Fig. 4.5: Schematic of the multistage front-end amplifier .................. 64 
Fig. 4.6: Frequency response of the multistage front-end amplifier ........... 65 
Fig. 4.7: Simplified view of a general TVC circuit ....................... 69 
Fig. 4.8: Simplified view of the proposed frequency comparison method ...... 71 
Fig. 4.9: The input frequency dividers along with the control gates .......... 72 
Fig. 4.10: The dynamic comparator with power-saving PMOS switches ...... 73 
Fig. 4.11: Histogram for the input ofset voltage of the dynamic comparator for 
process and mismatch variations with 1000 Monte-Carlo iterations ...... 74 
Fig. 4.12: Transient simulation results for the proposed frequency comparison 
circuit for fosc=201.6MHz and fref=200MHz. From top to botom: The 
reference and VCO signals along with their 50% duty-cycled signals, the 
ChargeB signal, the MUX selection signal, Vref  and Vosc voltages, the 
TVC_end signal, and finaly Von and Vop decision outputs. ............. 76 
Fig. 4.13: Results of the Monte-Carlo simulation for Von (upper figure) and Vop 
(lower figure) where fosc is 0.8% lower and higher than fref, respectively. The 
simulations are with 100 iterations for mismatch and process variations .. 77 
Fig. 4.14: Ring-oscilator inside the frequency calibration loop ............. 79 
Fig. 4.15: Block diagram of the VCO calibration system................... 80 
Fig. 4.16: Simulation results for the calibrated VCO at diferent corners ...... 81 
Fig. 4.17: The schematic of the NMOS-based envelope detector ............ 83 
Fig. 4.18: Schematic of the two-stage baseband amplifier and inverters ....... 84 
Fig. 4.19: Block model for the on-chip digital circuitry .................... 85 
Fig. 4.20: Transient simulation results of the detection circuitry in the MO mode at 
10 kbps (Top), and in the ID mode at 200 kbps (Botom) .............. 86 
xi 
 
Fig. 4.21: Realization of the resistance of the multivibrator circuit in the (a): MO 
mode and (b): ID mode (c): Block model for the on-chip digital circuitry for 
the Vref generator used in the digital detection circuitry ................ 87 
Fig. 4.22: Schematic of the output source folower used for analog signals .... 89 
Fig. 4.23: Simulation results of the complete WuRx chain: a) wake-up patern, b) 
received OOK modulated data, c) subsampled and amplified signal, d) 
envelope-detected signal, e) digital demodulated data, f) wake-up signal at the 
output of the receiver .......................................... 92 
Fig. 4.24: Calculation of the sensitivity based on the simulation results ....... 93 
Fig. 4.25: Location of our receivers among other ultra-low power receivers .... 95 
Fig. 5.1: Photo of the wake-up receiver die ............................. 97 
Fig. 5.2: Schematic of the external components for input matching ......... 103 
Fig. 5.3: Measured input matching using external LC components .......... 103 
Fig. 5.4: Plot of the measured fVCO as a function of time as the frequency is 
automaticaly calibrated ....................................... 104 
Fig. 5.5: Snapshot for the measured frequency spectrum of the fVCO  using the 
spectrum analyzer ............................................ 105 
Fig. 5.6: Simulated and Measured a) Frequency response and b) Noise Figure of 
the combined subsampler+IF-amplifier in the two modes ............. 106 
Fig. 5.7: Measured waveform of the output of the IF amplifier ............. 108 
Fig. 5.8: Top: Measured demodulated wake-up bits, botom: The wakeup signal 
measured at the output of the detection block ...................... 109 
Fig. 5.9: Test setup for BER measurement of the wakeup receiver .......... 110 
Fig. 5.10: Measured BER vs. sensitivity of the wake-up receiver during the a) MO 
and b) ID mode .............................................. 111 
Fig. 5.11: Measured sensitivity bandwidth during MO and ID modes ........ 112 
Fig. 6.1: Proposed single/dual-tone subsampling-based WuRx architecture ... 116 
xi 
 
List of Tables 
Table 1.1: General design specifications for the target wake-up receiver ...... 12 
Table 3.1: Comparison of recently published wake-up receivers ............. 54 
Table 4.2: Comparison of Diferent Frequency Calibration Circuits .......... 78 
Table 4.3: Power Dissipation Breakdown for Individual Blocks ............. 93 
Table 4.4: Performance Comparison of the Published Wake-Up Receivers .... 94 
Table 5.1: Description of the Pins inside the CQFP44 Package .............. 98 
Table 5.2: Operating Conditions and Expected Bias Voltages and Curent .... 100 
Table 5.3: Operating Conditions of the Front-End Amplifier .............. 101 
Table 5.4: Digital control signals during calibration, wakeup, and BERT mode 101 

















BB ...................................................... Base Band 
BER ................................................... Bit Eror Rate 
BFSK.................................... Binary Frequency-Shift Keying 
BPSK....................................... Binary Phase-Shift Keying 
DAC ....................................... Digital to Analog Converter 
ESD ........................................... Electrostatic Discharge 
FOM ................................................. Figure of Merit 
FSK ........................................... Frequency Shift Keying 
FSPL ............................................ Free Space Path Loss 
GBW ................................................ Gain-Bandwidth 
ID ........................................................ Identifier 
IF ............................................. Intermediate Frequency 
ISM ...................................... Industrial, Scientific, Medical 
LAN ............................................. Local Area Network 
LO .................................................. Local Oscilator 
MIM ............................................ Metal-Insulator-Metal 
MO ..................................................... Monitoring 
MOSFET ....................... Metal Oxide Silicon Field Efect Transistor 
NF ..................................................... Noise Figure 
OOK ................................................. On-Of Keying 
PLL .............................................. Phase-Locked Loop 
PSK .............................................. Phase Shift Keying 
PVT .................................. Process, Voltage, and Temperature 
RF .................................................. Radio Frequency 
RFID .................................... Radio Frequency Identification 
S/H ................................................. Sample and Hold 
SFB ................................................. Start Frame Bits 
SNR ............................................. Signal to Noise Ratio 
SNRmin .................................................. Minimum Signal to Noise Ratio 
T/H .................................................. Track and Hold 
TCC .................................. Temperature Compensation Circuit 
TRF ........................................... Tuned Radio Frequency 
TVC....................................... Time to Voltage Conversion 
ULP ................................................ Ultra-Low Power 
VCO ...................................... Voltage Controled Oscilator 
WBAN .................................... Wireless Body Area Network 
WSN ......................................... Wireless Sensor Network 




First, I thank God almighty, the beneficent the merciful, for giving me health, 
strength and wisdom for taking up this work. 
I would also like to express my sincere gratitude to my supervisors, Dr. Glenn 
Cowan, Dr. Mohamad Sawan, and Dr. M. Omair Ahmad for their support and 
guidance during my research.  
I extend my extensive thanks to the Graduate Program Director, Dr. Abdel Razik 
Sebak, for his helps to get me through dificult times of my academic career. 
I would also have to acknowledge the respected members of my Doctoral 
commitee specialy Dr. Gordon W. Roberts from McGil University for reading 
this thesis and providing valuable advice and helpful feedbacks to further 
improving this thesis. 
I have also enjoyed working with the talented and helping staf and friends at 
Concordia University as wel as École Polytechnique de Montréal. I am grateful to 
both universities for providing me with excelent academic environment to cary 
out my research. 
Finaly yet importantly, I would like to thank my loving parents, and my amazing 
wife Zahra, for their constant emotional support and encouragements over al these 














“To my amazing wife Zahra, 
and to my loving parents, 







Ultra-Low Power (ULP) transceivers have been vastly employed in Wireless 
Sensor Networks (WSN) and Wireless Body Area Networks (WBANs) and can 
have biomedical applications particularly in the dedicated Industrial, Scientific, and 
Medical (ISM) band [1]–[12].  In a WSN, the transceiver dissipates the largest 
portion of the total power. Therefore, it has to be designed to consume as low power 
as possible from the supply. However, most of the time a node in a WSN neither 
receives nor transmits any data. In other words, the transceiver could be shut-of 
thereby dissipating no power during the sleep mode. Moreover, it is desired to 
maximize the transmited data rate in the active mode (i.e. for a short duty cycle) 
and to optimize the energy eficiency of the transceiver. 
The receiver should become aware of a transmission request from the transmiter 
in order to change its mode from sleep to active and to initiate data reception. There 
are Synchronous and Asynchronous protocols for this purpose [13]. The former 
assumes that al the nodes in a WSN are synchronized by a global clock and so they 
could operate simultaneously. However, the total power consumption wil increase 
as a result of synchronization. In the other protocol, the receiver periodicaly scans 
the channel for a transmission request. Since the receiver and transmiter are no 
longer synchronized, the transmiter should repeatedly send request until both 
receiver and transmiter requests happen simultaneously. Thus, the Asynchronous 
method has a tendency to add latency to the system. A diferent approach that was 
initialy presented in [14] is to make use of a dedicated receiver known as the Wake-
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Up Receiver (WuRx) whose job is to wake up the main data receiver upon detecting 
a transmission data (or request). A wakeup event in its simplest case could be 
detection of RF energy. However, in practice, a wakeup signal is in terms of a 
particular bit sequence, which is unique for every wireless sensor node for 
activating the main data receiver. The duty cycle of the main receiver wil then be 
determined by the wakeup signal. 
Total power consumption specifications in a WuRx depend on the main data 
receiver as wel as on the network traffic. Since the WuRx is always listening to the 
channel for a transmission request, its power consumption should be a smal ratio 
of that of the main receiver. Considering the fact that employing an ultra-low power 
WuRx could enhance the performance of a complete WSN by reducing both power 
and latency of the system, the future of WSNs can be dependent on WuRxs. 
1.2 Communication Requirements 
WuRx receivers are expected to operate in a very dense network environment with 
only a few nodes ready to communicate while rest of nodes are in a deep sleep 
mode only monitoring the channel for a wakeup request. As a result, wake-up 
receivers should be robust to the channel trafic. In other words, the best WuRx is 
the one that successfuly wakes up the coresponding data receiver only once a true 
code has been detected and also doesn’t miss any wake-up request. 
From a functional point of view, a WuRx is not required to meet the same Bit 
Eror Rate (BER) performance as in the data receiver. Typicaly, a BER of beter 
than 0.01% would be suficient for this purpose. The coresponding SNRmin for this 
BER requirement can be found to be around 12 dB for On-Of Keying (OOK) 
modulation scheme. On the other hand, the signal power which is received at the 
input of the WuRx can be atenuated dramaticaly by the path loss and therefore 
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might not satisfy the desired SNRmin requirement after detection. In other words, 
sensitivity requirement should also be met in designing a WuRx. 
Sensitivity in this context is defined as the smalest signal power at the input of a 
receiver (usualy expressed in dBm) which achieves a minimum Signal to Noise 
Ratio (SNRmin) at the output of the receiver. A complete mathematical expression 
of the receiver sensitivity wil be elaborated in Chapter 2. 
1.3 WuRx Design Metrics 
There is not one single Figure of merit (FOM) for evaluating ultra-low-power 
wake-up receivers. Dissipating ultra-low power from the supply, achieving the 
highest possible sensitivity, and waking up the main receiver with the shortest delay 
bring a considerable design chalenge for wake-up receiver designers [15]–[27]. 
However, most of the work in this area considers the power and sensitivity as the 
two critical factors, where meeting the ultra-low power requirement of the WuRx 
is in the priority. 
There is an inherit trade-of between the power dissipation and the overal 
sensitivity of every receiver. We wil explore this trade-of in details in the next 
chapter. However, to enlighten the situation, let us consider the sensitivity to be a 
function of the input refered noise of the whole receiver chain, where the noise 
performance of the receiver would determine the sensitivity. We also know that in 
order reduce the noise, the circuit should provide more gain and more gain would 
translate into more power dissipation. Thus, by knowing the existing trade-off 
between the noise and power of every circuit, the above trade-of can be easily 
understood. Considering this, wake-up receivers are designed to consume ultra-low 
power from the supply while maintaining the sensitivity below some margin 
depending on the application. For example, the accepted power dissipation in 
WuRxs that are intended to be employed in wireless LAN, where data rates are 
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high, can be in the order of several miliwats while the sensitivity is high [28]. 
Whereas, the accepted power dissipation for the WuRxs used in wireless sensor 
networks is typicaly below 100 µW. 
In order to improve the sensitivity, the receiver must dissipate more power. The 
sensitivity can be also improved by lowering the data rate or the required channel 
bandwidth, which can be achieved independently of the power dissipation. 
However, reducing the data rate wil be at the cost of increased latency for the wake-
up receiver. Therefore, a more complete way of evaluating a wake-up receiver is 
the energy-sensitivity product, which also takes into account the latency of the 
wake-up receiver. 
1.4 Background and Literature Review 
As mentioned earlier, there is a trade-of between the sensitivity and power 
consumption of receivers. 
In general, traditional receiver architectures such as super-heterodyne and 
homodyne receivers [1]–[3] consume a large amount of power (i.e. > 1 mW) due 
to the large power dissipated by the Local Oscilator (LO) whose power is 
proportional to the operating frequency. 
The super-regenerative architecture [9], [10], [26], [29]–[31] on the other hand 
achieves high sensitivity at a lower power consumption but requires frequent 
calibration for frequency stability. 
A BPSK super-regenerative receiver is shown in Fig. 1.1 and is presented in [29]. 
The receiver consists of a power divider, two injection-locked RC
1rf
 oscilators 
folowed by limiting bufers, and an XOR at the output stage. The operation of the 
receiver can be summarized as folows. The BPSK signal with certain power to 
lock both oscilators is received at the front-end. The free running frequencies 
2rf
 
and  generated by the oscilators would undergo a phase change by -90° and 
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+90° respective, resulted from 180° phase change in the input signal. Finaly the 
output XOR circuit acts as a demodulator to recover the digital signal. 
Their proposed receiver consumes 216 µW from 1.2 V supply, and performs a 
sensitivity of -50 dBm at a data rate of 2 Mbps. The sensitivity of the receiver is 
limited by the required RF power to lock the oscilators, which is normaly larger 
than the input-referred noise floor. However, adding a pre-amplifier before the 
oscilators could improve the sensitivity at the expense of larger power dissipation. 
 
 
Fig. 1.1: Block diagram of an ultra-low-power BPSK receiver based on 
injection-locked oscilators [29] 
Another super-regenerative BFSK ultra-low-power receiver is presented in [9]. 
The receiver is claimed to minimize the power consumption while maintaining very 
high energy-eficiency. The simplified block diagram of this receiver is shown in 
Fig. 1.2. The super-regenerative oscilator samples the received signal at two 
diferent frequencies (f1 and f2) within a bit period and the sampled data are 
compared. The oscilator is initialy tuned to f1 and the resulting oscilation due to 
the incoming signal is rectified and stored. Then the oscilator is tuned to f2 and the 
same procedure is repeated. Finaly, if the stored rectified voltage due to the 
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oscilation at f1 is larger than the voltage due to the oscilation at f2, it shows that 
the input bit is “0” and vice versa. 
The sensitivity of the receiver depends on the Q of the oscilation as wel as on how 
much the two frequencies (f1 and f2) are apart. This is because higher Qosc results in 
larger time diference to build oscilation and thereby higher comparator sensitivity. 
The total receiver dissipates 215 µW when operating with a data rate of 250 kbps 
and a sensitivity of -86 dBm. 
 
Fig. 1.2: Block diagram of the low-power super-regenerative receiver [9] 
Tuned Radio Frequency (TRF) receivers have the simplest architecture 
comprising an antenna, a low-noise amplifier and an envelope detector [18]–[22], 
[32]–[39]. Aside from its simplicity, the power consumption of such a receiver is 
substantialy lower than that of a homodyne or super-heterodyne receiver. The 
simplest example of this type of receiver is the remotely powered RFID integrated 
system that dissipate only 1 μW as in [40]. 
One of the chalenges in designing TRF receivers is the issue of filtering or 
channel selection at RF that requires high-Q filtering. Heterodyne receivers reduce 
this Q by moving some of the filtering to the IF section. Another disadvantage of 
TRF receivers is their incompatibility with frequency-modulated signals. Envelope 
detection is only consistent with amplitude modulation schemes such as OOK, 
which is more power eficient but less spectraly eficient compared to other 
complex modulation schemes such as FSK, PSK and the like. Adding a 
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discriminator circuit may resolve the incompatibility problem at the expense of 
more complexity and power dissipation. 
Another critical drawback of TRF receivers is their low sensitivity due to the use 
of envelope-detector circuits with smal conversion gain. A practical approach to 
mitigate the sensitivity problem is to improve the gain in the preceding stages prior 
to the detector by making use of power dissipating RF amplifiers with high gain. In 
spite of the above drawbacks, TRF receivers have been widely employed in 
designing ULP receivers as a result of their low power and simplicity and thus are 
suitable candidates for wake-up receivers. 
The TRF receiver shown in Fig. 1.3 employs a mixer to downconvert the signal 
from RF to IF region where the prior-to-detection amplification would be less 
power consuming [22]. Also, in order to save power, an inverter-based ring-
oscilator is used to generate the LO frequency. However power efficient ring-
oscilators have inferior phase noise performance and worse frequency uncertainty 
than power hungry LC resonators. Therefore, in order to relax the requirements, the 
LO frequency is alowed to vary over a relatively wide range (i.e. 100 MHz) around 
the RF frequency alowing the down-converted signal to lie close to DC within a 
bandwidth of IF-uncertainty. This receiver topology is known as the “Uncertain-
IF” topology. 
The disadvantage of this architecture is sensitivity to interference since any 
undesired signal within the LO bandwidth wil be downconverted and detected by 
the envelope detector if not fuly rejected through front-end filtering. Therefore, in 
order to improve the robustness to interferers, a high Q bandpass filter is required 
at the receiver’s front-end. In fact, selectivity of the LO has been shifted to that of 
RF filter. Another drawback of this architecture is the limited sensitivity of the 
receiver due to the amplifier’s noise integrated over the wide IF-bandwidth. The 
reported power consumption and sensitivity of this 2.4 GHz ISM band WuRx are 




Fig. 1.3: Block diagram of the Uncertain-IF WuRx architecture [22] 
Another TRF receiver using a double-sampling technique has been presented in 
[34] as a WuRx operating at 915 MHz and 2.4 GHz frequency bands. Fig. 1.4 shows 
the block diagram of the receiver. The double-sampling technique has been used 
not only to suppress the 1/f noise and DC ofset but also to flaten the output noise 
floor of the receiver. The receiver consumes 51 W of power while achieving 
sensitivity of -75 dBm for a data rate of 100 kbps at 915 MHz and a sensitivity of -
64 dBm at 2.4 GHz frequency. 
 
 
Fig. 1.4: Block diagram for a WuRx with double sampling technique [34] 
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In conclusion, considering the inevitable trade-of between the power consumption 
and sensitivity, RF designers have improved the power/sensitivity of wake-up 
receivers either by lowering the power consumed by the LO in FSK receivers with 
substantially beter sensitivity, or by improving the sensitivity of the envelope-
detector in low-power OOK receivers. 
Down-converting an RF signal to IF can be performed using a subsampling 
element instead of a commonly used mixer. RF Subsampling receivers are known 
to be less power consuming compared to other traditional receiver architectures by 
employing LO operating at a much lower frequency. Subsampling receivers are 
composed of a sample and hold circuit, which down-converts the RF signal to IF 
without requiring a power hungry LO, since the sampling frequency can be much 
lower than the incoming RF frequency. The implementation of such a receiver also 
requires designing a bandpass anti-aliasing filter in order to reject the inevitable 
images associated with subsampling. A block diagram of a subsampling receiver 
[41] is shown in Fig. 1.5. Several low-power receivers have been designed using 
this technique where the sampler is usualy preceded by a front-end amplifier stage 
[42]–[45] . 
 
Fig. 1.5: Block diagram of a simplified subsampling receiver [41] 
Duty-cycling schemes can be also applied to wake-up receivers in order to further 
reduce the average power consumption while maintaining sensitivity [46]–[49]. 
However, this approach may increase the latency of the receiver [50]. A new 
method to overcome this limit has been presented in [51] by offering two modes of 
operation for the wake-up receiver. The Start Frame Bits (SFB) bits are received in 
10 
 
the Monitoring mode (MO) while the rest of the wake-up packet is received during 
the Identifier mode (ID). Bit-level duty-cycling of 0.6% has been only applied in 
the MO mode with a data rate of 1 kbps and the ID bits are received with 100% 
duty-cycling and at higher data rate of 200 kbps. The block diagram of the dual -
mode wake-up receiver is shown in Fig. 1.6. 
 
 
Fig. 1.6: Block diagram of a dual-mode wake-up receiver [51] 
The reported measurement results for the sensitivity and power are -73 dBm and 
8.5 µW, respectively. However, the downside of this implementation is that the 
power dissipation during the ID mode is stil high (1078 µW) due to the use of a 
power hungry amplifier at the front-end of the receiver.  
1.5 Objectives and Design Specifications 
So far, some of the recently published ultra-low power receivers and wake-up 
receiver architectures have been reviewed. 
Fig. 1.7 shows the plot of the dissipated energy per bit vs. sensitivity for the recent 
ultra-low power receivers. In order to distinguish between the wake-up receivers 
and other low-power receivers, only ultra-low power receivers with total power 
dissipation below 100 µW are considered in this plot. 
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The objective of this work is to design and implement a novel wake-up receiver for 
915-MHz ISM band and in particular for wearable and implanted biomedical 
devices, which should not only be ultra-low power, but also has to ensure a 
relatively high energy efficiency while at the same time maintains an acceptable 
sensitivity. 
It can be seen from the plot of Fig. 1.7 that the lowest power dissipation for wake-
up receivers is about 3 µW with a sensitivity of -83 dBm [47]. This ultra-low-power 
operation has been achieved through the use of duty cycling. However, the 
sensitivity has been reported for a data rate of 64 bps and hence the energy 
eficiency of this receiver is clearly worse than the other wake-up receivers. 
The free-space path loss (FSPL) grows with the square of the carrier frequency. 
It is also proportional to the nth power of the distance between the transmiter and 
receiver, where n is the empirical path loss exponent and is typicaly equal to 3 [52], 
[53]. For our target biomedical implantable device with the operating frequency of 
915 MHz, the link distance wil be in the range of 10s of meters. Therefore, for a 
typical 15 meters’ link, the receiver sensitivity must be beter than about -67 dBm 
assuming 0 dBm power at the output of the transmiter. 
From the above discussion, the desired margin for the target wake-up receiver 
has been specified in Fig. 1.7. 
 
Fig. 1.7: 






































State-of-the-art ultra-low power wake-up receivers 
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One can define the frequency spectrum in the 915-MHz ISM band as depicted in 
Fig. 1.8, which is composed of 50 frequency-hopping channels, each having 100 
kHz of bandwidth and 200 kHz spacing. The 5.6 MHz margin at the two sides of 
the spectrum is to provide a beter immunity to interferences.  
.............
902 MHz 915 MHz 928 MHz
1 2 50








Fig. 1.8: Frequency spectrum of the 915-MHz ISM band channels 
Some of the design specifications of the target wake-up receiver are summarized in 
Table 1.1. As stated earlier, the OOK modulation is a simple power-eficient 
scheme and since it is consistent with the TRF receiver topology, it has been 
employed in our design. The minimum required SNR of 12 dB for the wake-up 
receiver that uses OOK modulation approach ensures the desired BER of 10-3 at the 
output of the receiver.  
Table 1.1: General design specifications for the target wake-up receiver 
Frequency (MHz) 915-MHz ISM band 
Modulation type OOK 
Sensitivity (dBm) Beter than -67 
Minimum Output SNR (dB) 12 
Data Rate 10s to 100s kbps 




1.6 Thesis Organization 
Chapter 2 begins with a thorough analysis of the existing trade-of between the 
power and sensitivity in a TRF receiver architecture and defines the terms and 
equations that have been used throughout the thesis. According to the power-
sensitivity requirement presented in Chapter 2, the subsampling based wake-up 
receiver architecture is introduced in Chapter 3. In this Chapter, the circuit-level 
design procedure for each block of the receiver as wel as the layout view of the 
proposed receiver folowed by the simulation results for the implemented receiver 
have been presented. 
Chapter 4 covers the core of this dissertation by presenting a novel architecture 
for an energy-eficient ultra-low power wake-up receiver based on the combined 
subsampling receiver topology described in Chapter 3 with the dual-mode 
architecture. A detailed test plan as wel as the complete measurement results for 
the implemented wakeup receiver is in Chapter 5. 
Finaly, Chapter 5 concludes the thesis and presents some of the potential future 















Power-Sensitivity Trade-of in TRF 
Receivers[54] 
In the first chapter, some of the existing low-power receiver architectures were 
reviewed. The TRF topology was found to be one of the frequently used candidates 
for WuRx architecture. It is also known that most of the dissipated power in a TRF 
receiver is due to the amplifier stage at the front-end. On the other hand, considering 
the limited gain-bandwidth (GBW) product for a single stage amplifier, analog 
designers often prefer to use multistage-amplifiers with an optimum number of 
stages for a given total gain in order to maximize the overal gain-bandwidth 
product. From the sensitivity point of view of a receiver, there is a trade-of between 
the sensitivity and power dissipation, meaning that improving the sensitivity 
involves more gain and hence more power dissipation by the receiver. 
This chapter begins with a discussion on the use of multistage amplifiers and the 
optimum number of cascades stages. Later, required terms and equations for 
defining the sensitivity in a generic TRF receiver wil be presented. 
Ultimately, the power-sensitivity trade-off in TRF receivers wil be explored and 
the impact of design parameters such as the operating frequency, the efective 
bandwidth of the amplifier at the receiver front-end, conversion gain of the 
envelope detector, as wel as the number of cascaded amplifier stages on this trade-
of wil be investigated from the theoretical equations and later justified by circuit-




2.1 Optimum Number of Cascaded Stages 
Achieving very high gain values can become impossible with a single stage 
amplifier. This is because the required gain-bandwidth product may become much 
more than the fT of the transistor. However, this can be realized with multistage 
amplifiers.  
Multistage amplifiers can boost the total gain-bandwidth product (GBWtot) with 
respect to that of a single stage amplifier (GBWS) by a large number. 
As a first order approximation, assume an N-stage amplifier is comprised of N 
identical single-pole amplifiers with a gain of G Hf and a dominant pole of  at each 
stage. It can be shown that the overal bandwidth of an N
Hf
-stage amplifier is shrunk 
according to the folowing expression [57], where is the bandwidth of each stage 
of the amplifier: 
 
)12(  NHH ffT                   (2.1) 
 
It is obvious that (2.1) sets a limit on the maximum number of cascaded stages as  
GBWtot starts to fal beyond the optimum number of stages Nopt. This is the point 
that the GBWtot/GBWS ratio known as the GBW extension ratio has been maximized. 
The optimum number of stages Nopt that maximizes the GBWtot/GBWS ratio can 
be derived by differentiating this ratio with respect to the number of cascaded stages 
N and equating it to zero. Thus, taking the total gain of the multistage amplifier as 
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         (2.4)  
According to (2.4), one can plot the optimum number of stages with the respect to 
the total gain on the logarithmic scale as shown in Fig. 2.1. It is obvious that as the 
total gain increases, more stages wil be required to maximize the GBWtot/GBWS 
ratio. 
From another point of view, one may want to study the total dissipated curent in 
an N-stage amplifier in order to find the optimum number of stages that minimizes 
the overal dissipate curent for a given GBWtot. 
Stot INI .Consider that SI, where 
SI
defines the curent at every stage of the 
amplifier. Also note that 
mg
 is linearly proportional to the transconductance of the 
active transistor 
uf
 (assuming weak-inversion operation) and to the unity gain 








  The optimum number of stages vs. the total gain in a multistage amplifier 
leading to the maximized GBW extension ratio 
  The optimum number of stages vs. the total gain for a multistage 
amplifier leading to the minimum required total curent consumption 























 and equating it to zero, the optimum 
number of stages which yields the minimum total curent consumption for a given 
total gain can be found by solving the folowing equation: 































         
(2.6) 
 
Note that (2.6) assumes that the required GBWS can be achieved using the given 
technology. The optimum number of stages yielding the minimum curent 
consumption for a given total gain can be found by ploting (2.6) as shown in Fig. 
2.2. 
 
Aside from designing the multistage amplifier for maximum GBW extension ratio 
as wel as for minimum curent consumption discussed above, finding the optimum 
number of stages to achieve the minimum power-sensitivity product is another 
interesting aspect when dealing with N-stage amplifiers that are used at the front-
end of a receiver. In order to address this point, a complete noise and sensitivity 
analysis for a TRF receiver wil be necessary prior to finding the optimum value of 
N. 
2.2 Sensitivity Calculation in a TRF receiver 
Fig. 2.3 depicts a generic TRF receiver including an envelope-detector circuit, 
which has been implemented using NMOS transistors. It can be shown that the 
conversion-gain of the envelope-detector K is dependent on the magnitude of the 
AC signal Vs at the detector input such that K = kVs, where k is a circuit-dependent 
parameter for high frequency signals at the detector input. 
For the envelope detector circuit shown in Fig. 2.3, the conversion gain has the 
folowing expression [22], [58]: 
 







ENVK 4     
       (2.7)  
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where Vs is the signal amplitude prior to the envelope detector, n is the subthreshold 
slope factor of M1, which approximately equals to 1.5 in 90nm CMOS technology, 
and finaly VT is the thermal voltage at room temperature. 
 
 
 Block diagram of a general TRF receiver with NMOS-based envelope 
detector circuit [22], [53], [58] 
The overal noise factor for a generic TRF receiver that has been used in several 











              
(2.8)  
                           
sBsource TRKN 4This equation has been firstly derived in [58] having  and KBT 
sR
is 
equal to -174 dBm/Hz at room temperature and is the source resistance. The first 
term in (2.8) is known as the linear term as it linearly depends on the noise factor 
of the front-end amplifier Famp with a factor of 2. vANote that in this equation, 
represents the total voltage gain of the front-end amplifier, including passive 
voltage gain in the input matching network. 
V b
M 1







The second term (2.8) is known as the non-linear component of the noise factor. 
The reason is that it inversely depends on the input power through the conversion 
gain of the envelope detector expressed by (2.7). The non-linear term also includes 
the low frequency noise density of the amplifier NLF, the envelope detector noise 
density No,ED, and the density of front-end noise integrated at the amplifier’s output 
and transferred to the output of detector No,amp_ED. Note that KDC ≈ 1 is the linear 
transfer function of the envelope detector for low frequency input signals including 
noise at frequencies below the envelop detector’s bandwidth.  
The low frequency noise density of the amplifier NLF including the flicker noise 
depends on the particular design of the amplifier as wel as on transistor sizes. For 


















where gm1 and gm2 are the transconductances of M1 and M2, KB is the Boltzmann 
constant, and γ is approximately 2/3 for a long-channel-length transistor in the 
saturation region.  However, the real value for γ for accurate noise estimation 
should be found for every technology. 
We may introduce the efective bandwidth of the amplifier (or the noise bandwidth) 
as BWRF=BWnoise. Having defined the variance of the noise at the amplifier’s output 
by σ2, the coresponding noise density at the output of the envelope-detector 













By calculating the total noise factor of the receiver as explained above, the input-
refered noise power for matched input termination wil be found as below: 
totchannelinn NFBWP  )log(10174,
 
     (2.11) 
                   
totNFIn (2.11),  is the overal noise figure of the receiver expressed in dB, and 
BWchannel=BWBB is the channel or baseband bandwidth that is determined by the 
detector’s output bandwidth. 
Finaly, the sensitivity of the receiver is defined as the minimum detectable signal 
Pmds yielding a minimum signal to noise ratio (SNRmin) at the receiver’s output. The 
sensitivity can be found by solving the folowing equation where Pin is the input 
power in dBm. 
min,| SNRPP innPPin mdsin 
 
          (2.12) 
 
TKN Bi
Now, let’s derive the overal noise factor and sensitivity equations by initialy 
writing the noise density contributions of diferent noise sources at the output of 
the receiver. The block diagram for a generic TRF receiver including the 
breakdown of noise sources have been shown in Fig. 2.4. The baseband amplifier 
and the low pass filter are assumed to be noiseless. Also note that the input 
termination is matched to the source resistance such that . 
To obtain the variance of the noise at the output of the non-linear envelope 
detector, we start by writing the output y as a squared function of the input x 
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2
yThe variance of the output noise 
2
,inED
 can then be found by assuming that the input 




that is in fact the total noise power at the input of the envelope detector which 
is integrated over RFBW  . 
RFinEDinED BWPSD .,2, 
 

































Taking into account the odd and even central moments of Gaussian distribution for 







22 24 inEDinEDinEDy kSk  
 
                (2.17) 
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           (2.18) 
 
Note that the first term in (2.18) comes from the mixing between the signal and 
noise while the second term is due to the noise self-mixing. The noise power 
spectral densities of the first and second terms in (2.18) can be found by convoluting 
the signal and noise as wel as noise with itself for the frequency band between DC 
and BWRF, respectively [59]. 
Finaly, the total noise power at the receiver’s output due to the RF stage can be 
derived by integrating the noise power spectral densities from 0 to the baseband 

































































         (2.19) 
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Hence, the RF portion of the output noise density can be found from the folowing 
expression: 
RFinEDinEDinEDRFo BWkSkN /)24( 4,22,2,2,  
 
        (2.20) 
 
However, the total noise density at the receiver’s output wil contain other noise 
densities that are already ilustrated in Fig. 2.4. 
EDoLFRFototo NNNN ,,, 
 
               (2.21)   
The overal RF and baseband gain from the receiver’s input to the output of the 



















































































































                                (2.24) 
 
2
,inEDSFinaly, by replacing 2,inEDand  from (2.14) and (2.15) into (2.24), the total 
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RFEDampo BWkN inED /.)2( 222_, ,where 22,2 .kSK inED and  
 
sBsource TRKN 4
The equations of (2.8) and (2.12) are in fact identical to each other and the 
diference between the factor of 8 and 2 in the first terms are coming from the fact 
that the input port of the receiver in deriving (2.8) has been assumed to be prior to 
the input matching network which leads to the noise voltage from the source 
resistance of
TKN Bi
, while in the later equation, the input port for 
calculating the noise factor has been taken after the input matching network so that 
the input noise power density is . However, by considering the above 
delicate point, it can be shown that both equations wil result in the same input 
refered noise power and sensitivity expressions. 
In order to calculate the sensitivity, one has to replace the expression for the total 
noise factor obtained in (2.25) in the sensitivity equation that is given by (2.11) and 
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Three different scenarios can be infered from (2.26): 
LFN
In the first two cases, assume that there is enough gain provided by the front-end 
amplifier such that low-frequency noise components (including EDoN,and ) 
















      (2.27) 
 
Now, if BWRF is smal or comparable to BWBB, then the total noise factor is mainly 
dominated by the first term in (2.27), which is due to the mixing between the RF 
signal and noise. Therefore, the overal sensitivity can be reduced to: 
min, 8 SNRBWFNP BBampiSNmds 
 




























On the other hand, if BWRF is large such that BWRF>> BWBB, then the output noise 
wil be dominated by the self-mixed noise and the sensitivity can be approximated 
by: 
min, 22 SNRBWBWFNP BBRFampiNmds 
 




 is 10 kHz for the data rate of 10 kbps, (2.27) has been ploted in 
Fig. 2.5 for diferent values of   (shown on the plot by NF). The boundary point 
between the two approximations can be can be found to be BWRF =16.BWBB. SNRmin. 
It is shown that for BWRF beyond around 2 MHz, the receiver sensitivity is obtained 
from the approximation of (2.29). 
 
 
 Receiver Sensitivity as a function of NF and RF bandwidth at the data 
rate of 10 kbps when dominated by the RF stage noise 
In the last scenario, the front-end gain is assumed to be not enough for 
suppressing the low frequency noise. As a result, sensitivity equation of (2.26) wil 
be reduced to: 




         (2.30) 
 
It is observed that Av in this case has a quadratic impact on the overal sensitivity. 
It is also noted that the sensitivity is inversely proportional to the scaling factor of 
the envelope detector k. 
Recal that the baseband amplifier and the low pass filter in Fig. 2.4 have been 
assumed noiseless in order to be consistent with the assumption made in [53], [58] 
in the derivation of equation (2.8). However, in a general case, al the baseband 
noise including the noise from the baseband amplifier as wel as the low pass filter 











SNRvP                      (2.31) 
2
,eqnvwhere is the overal input-refered noise power at the input of the BB stages. 
 
As a conclusion in this section, in order to improve the sensitivity in a general TRF 
receiver, it is prefered to use a narowband filtering at the front-end (smal BWRF). 
This is usualy dificult to satisfy especialy when the data-rate is low and 
furthermore there is a limit on the power budget. Obviously, a lower NF from the 
front-end is also desirable. Finaly, it was observed that the sensitivity can also be 
improved either by increasing the front-end gain Av within the available power 
budget in order to suppress the BB noise or by trying to minimize the total input 






2.3 Power-Sensitivity Relationship 
So far, the sensitivity of a generic TRF receiver has been studied and the efective 
parameters have been explored. In order to a gain beter understanding on the 
existing trade-off between the power and sensitivity, the expressions for power 
consumption and sensitivity should be writen in terms of circuit parameters. Also, 
to further simplify the analysis, folowing assumptions have been: 
 
 An N-stage differential pair amplifier with resistive loads has been used as the 
RF front-end amplifier. 
 Since most of the power is usualy dissipated by the RF stage, the total power 
dissipation of the receiver can be approximated by the RF amplifier’s power 
consumption. 
 The low-frequency noise density of the envelope detector No,ED has been 
estimated based on the design parameters used in [53]: No,ED=9.46×10-16 V2/Hz. 
 The low-frequency noise of the amplifier NLF as wel as the flicker noise are 
initialy ignored in this analysis for the sake of simplicity. 
 The amplifier is biased in the weak inversion region so that the 
transconductance of each amplifying transistor can be estimated as gm=ID/nVT. 
 Data rate of 100 kbps has been chosen for the baseband bandwidth of 
BWBB=100 kHz. 
 The RF bandwidth BWRF is assumed to be BWRF =80 MHz which is much larger 
than BWBB 
 The required SNRmin is assumed to be 12 dB, which is the minimum SNR value 
for OOK modulation in order to get a BER less than 0.001 
 
The first two stages of the multistage diferential amplifier are depicted in Fig. 2.6. 
The odd stages including the first stage have a capacitor connected between the 
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sources of the two transistors. This capacitor adds a zero and a low-frequency pole 
to each stage. The high-frequency poles are created by the load resistance RL and 
the total load capacitance CL at each stage. As a result of adding a zero/pole at low 
frequencies, the efective bandwidth of the complete amplifier has a band-pass 
characteristic, meaning that: 
TT LHef ffBW 
 
              (2.32) 
 




  Diferential N-stage amplifier showing only the first two stages[53] 
The overal midband voltage gain of the N-stage amplifier Av assuming equal gm 
and RL can be writen as: 
 
N
Lmv RgA )(                                            (2.33) 
 
HfHaving found the required bandwidth at each amplifier stage THf for a desired  
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              (2.35) 
The total dissipated curent in the N-stage amplifier Idiss can be writen in terms 
of the half-circuit current Ihc assuming I1=I2=I3/2=Ihc. Also assume that the 
amplifying transistors in the diferential amplifier of Fig. 2.6 are sized such that 




mThcdiss gnVNINI  22
.  
           (2.36) 
 
The overal noise factor and consequently the sensitivity expressions can also be 
derived in terms of the circuit parameters. Assuming equal noise factor F1 and 
voltage gain Av1 for individual stages of the N-stage diferential amplifier, the 
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Assuming moderate value for Av1, the noise contribution of the first stage wil 





















  (2.39) 
 
2
1,outnvIn (2.39), 2,sourcenv is the thermal noise power at the output of the first stage and  
is the noise power at the input source. Note that the factor of 2 in the numerator 
takes into account the two output branches of the diferential amplifier. 
In order to be compatible with the diferential output of the multistage amplifier, 
a diferential NMOS based envelope detector circuit as depicted in Fig. 2.7 has been 
used. It can be shown that the conversion gain K in the diferential structure is 4 
times smaler than K in the single-ended input envelope detector (which was 
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The amplitude of the signal at the input of the envelope detector Vs
inP
 can be expressed 
in terms of the input power vA for a given front-end gain 
sR
 and the source 
resistance as below: 
10/)30)log(20(102  vin APss RV
 
        (2.41) 
 
 
Eventualy, the complete expression for the sensitivity given by (2.26) can be 
























    (2.42)  
ampFwhere can be expressed in terms of amplifier’s parameters by combining 
(2.33) to (2.35) and (2.39). 
2.4 Theoretical Analysis 
THfFor the folowing analysis, TLfand in the multistage amplifier have been taken 
as 106 MHz and 26 MHz, which gives the earlier assumed RF bandwidth of BWRF
THf
 
=80 MHz. By folowing the equations (2.35) to (2.39), it can be shown that 
increasing the operating frequency  for a given total gain wil result in a larger 
power consumption and a smaler amplifier noise factor. However, according to 
FSPL, the sensitivity requirement for the receiver wil become more stringent as 
the operating frequency increases. 
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The effect of number of amplifier stages N on the curent consumption as wel as 
on the sensitivity for a given Av is ilustrated in Fig. 2.8 and Fig. 2.9, respectively. 
In these plots, N varies from 1 to 5 and Av is increasing from 10 dB to 50 dB.  
 
 
 Efect of number of amplifier stages on the current consumption by 
varying the total gain from 10 dB to 50 dB 
 
 Efect of number of amplifier stages on the sensitivity by varying the 
total gain from 10 dB to 50 dB 
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The optimum number of stages for each total gain value can be found from the plot 
of Fig 2.8, which clearly confirms our previous finding in Fig. 2.2. 
It should be noted that in order to have a rough estimation for the value of the 
load capacitance CL
)/( LW
, which is required for this analysis according to (2.34), a side 
simulation has been performed in in TSMC90nm technology. It has been found that 
an NMOS transistor with a size of  = (10/0.2) µm/µm wil ensure the 
required weak inversion operation for the above range of curent variation. As a 
result, a total load capacitance value of CL=26 fF has been derived from the 
simulation. 
Regardless of the number of stages, the amplifier must clearly burn more power 
to achieve a higher gain as ilustrated in Fig. 2.9. From the perspective of 
sensitivity, as Av starts to grow from very smal values as low as 10 dB, it is 
observed that the sensitivity improves significantly which is also expected from the 
sensitivity estimation of (2.30). However, as Av
EDoN,
 becomes large enough to suppress 
al the BB and low frequency noise components (i.e. in this simplified 
analysis), then the sensitivity wil continue to improve at a slower rate, where the 
sensitivity is estimated by (2.29) since BWRF>>BWBB. 
By combining the above two plots as shown in Fig. 2.10, it is observed that the 
multistage amplifier with fewer number of stages would in fact give a smaler value 
of current×sensitivity for a given Av. In this plot, the dissipated curent is expressed 
in Amperes and the sensitivity is in Wats. Since the value of the load resistance RL
THf
 
has been already used to adjust the required 
mg
 of the amplifier according to 
(2.34), the value of for smaler number of stages has to rise in order to achieve 
the same total gain according to (2.35). As a result, smaler noise figure according 
to (2.39) and hence an improved sensitivity can be obtained for smaler number of 




 Efect of number of amplifier stages on the current×sensitivity by 
varying the total gain from 10 dB to 50 dB 
As shown in Fig. 2.10, from the perspective of current×sensitivity, the single 
stage amplifier seems to be the best option to be employed in a TRF receiver. Yet, 
there is another important factor that has to be taken into account for the 
power×sensitivity point of view. It is known that in order to keep a subthreshold 
MOSFET in saturation, the drain-source voltage must be greater than 4 times the 
thermal voltage (i.e. VDS > 4VT). which is approximately 100 mV at room 
temperature. Therefore, for proper operation, the required supply voltage that also 
efects the power dissipation should ensure this saturation criterion for the 
diferential transistors in the multistage amplifier. The voltage drop across RL is a 
suitable factor that can be used to determine the required minimum value for the 
supply voltage. In other words, the required supply voltage wil be proportional to 
this voltage drop and therefore, the smaler the voltage drop across RL, the lower 
supply voltage can the circuit accommodate. 
Based on above, the power×sensitivity figure of merit can be expressed in the 
form of current×sensitivity×IR drop and is ploted for diferent gain values and 




 Efect of number of amplifier stages on the power×sensitivity by 
varying the total gain from 10 dB to 50 dB 
An interesting finding obtained from the plot of Fig. 2.11 is that a single stage 
amplifier is no longer a good candidate from the aspect of the power×sensitivity. 
This is mostly due to the higher required supply voltage that should suficiently 
overcome the voltage drop across RL in order to ensure saturation for al the 
transistors. Instead, a 2 or 3 stage amplifier with moderate total gain values (i.e. Av 
=30 to 40 dB) seems to be beter alternatives when the goal is to minimize the 
power×sensitivity rather than just the current×sensitivity. 
To conclude this chapter, the power and sensitivity expressions for a generic TRF 
receiver were explored. Later, the power-sensitivity trade-of for a simplified 
receiver including a multistage amplifier have been analyzed and studied in terms 
of circuit parameters. It was discovered for instance that the optimum number of 
amplifier stages from the power×sensitivity point of view cannot be determined 
intuitively. However, depending on the application of the receiver, one design may 
sacrifice the sensitivity to achieve lower power consumption or burn more power 
to gain higher sensitivity.  
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Chapter 3  
Subsampling-based Wake-up 
Receiver[20] 
In previous chapter, a complete noise analysis for a general TRF receiver was 
presented. The analysis led to the plots of power and sensitivity for a simplified 
TRF receiver, which helped to a beter understanding of the power-sensitivity trade-
of. One thing that was surmised though not clearly mentioned in deriving these 
plots is that the input RF signal has been assumed to be initialy downconverted to 
a lower frequency by means of a down-converting element such as a mixer in order 
to save the power dissipation in the front-end amplifier. Down-converting the high 
frequency signals to low frequency domain can be achieved by employing either a 
mixer or a subsampling circuit. In this chapter, an architectural approach to design 
and implement a subsampling-based wake-up receiver operating in 915-MHz ISM 
band wil be presented.  
3.1 The Subsampling Architecture 
A Subsampling circuit in its simplest form is a sample and hold (S/H) or a tack and 
hold (T/H) circuit whose sampling frequency is only a portion of the incoming RF 
signal. The subsampling architecture is used to downconvert the RF signal to IF by 
aliasing. This is in contrast with the super-heterodyne architecture where 





Let’s assume the incoming RF signal is given in the time and frequency domains 
by )(fX and
)(txs
, respectively. Therefore, the sampled signal at the output of the 
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Taking the Fourier transform from both sides of the above equation wil give the 
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sf
Therefore, the downsampled signals at the output of the subsampler are spaced 
IFf
 apart from each other. In other words, a subsampling receiver down-samples 
the RF signal to the intermediate frequency  according to the folowing 
equation: 
 
|| sRFIF nfff                                            (3.3) 
 
fRFwhere sf is the RF frequency, 
n
is the sampling frequency generated by an LO 
and  is the sampling ratio. It should be noted that as a result of subsampling, the 
signal with the lowest frequency content is considered the IF. 
Also, in order to avoid overlapping of the aliased signals in the 915 MHz-ISM 










                                                     (3.4)  
 
where BW is the total bandwidth of the 915 MHz RF band. 
MHzfs 200
A simplified model for the proposed sub-sampling based WuRx is shown in Fig. 
3.1. The sampling frequency
sf
has been initialy chosen to satisfy 
(3.4). However, as wil be shown later there are other factors that have been 
considered in selecting . 
 
 
Fig. 3.1: Proposed architecture for the sub-sampling based WuRx 
sf
In practice, the sampling frequency, especialy if generated by a ring oscilator may 
vary significantly over temperature, process, and mismatch [41], [42], [44], [45]. 
For this reason, as stated earlier, the uncertain-IF topology has been used in our 
design such that could vary by ±5% from 200 MHz. Consequently, the bandwidth 
of the IF amplifier shown in Fig. 3.2 should be wide enough to take into account 
this LO inaccuracy. 
sfFig. 3.2 shows the variation in the sampling frequency
IFf
 and the coresponding 
first harmonic of the down-converted signal
MHzfRF 915
, where the RF frequency is 
assumed to be at the center of the band; that is












. It can be verified 
that the sampling ratio is 4 for sampling frequencies between 190 MHz and 203.3 




Fig. 3.2: MHzfRF 915IF signal vs. sampling frequency for and for ±5% LO 
inaccuracy in the sampling frequency 
MHzBWIF 801565 
According to the plot of the frequency spectrum for the 915-MHz ISM band that 
was already given in Fig. 1.8, it can be seen that for 20 MHz variation of the 
sampling frequency (i.e. 190-210 MHz), the subsampled signal varies from 35 to 
100 MHz. Taking into account al 50 channels instead of only the center of the 
band, the total required bandwidth for the subsampled frequency would be
. 
nff RFs /
It is worth mentioning that the variation range of the sampling frequency should 
not include certain points (i.e. ) for which the subsampled frequency 
would lie at DC. It can be verified that our desired LO frequency range from 190 
to 210 MHz does not include any of these points.  
3.2 Noise Analysis 

































The complete noise analysis for a TRF receiver was performed in Chapter 2 of this 
thesis. Consider the overal noise factor expression in (2.8) and assume that the total 
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The parameters in (3.5) have been defined earlier in (2.8).  
The noise factor of a standalone subsampler can be estimated through the 
folowing expression [41]: 
 
)2/(1)/3.31( 2 ssssampler fCRxF                                   (3.6) 
 
2/3.3 x
The first term in (3.6) is due to the noise folding efect of the subsampler, where 1 
accounts for the in-channel noise and 
nQx /
 takes into account the summation of 
al the noise powers at diferent image frequencies. The factor 3.3 is shown up as a 
result of using the solution to Basel’s problem in finding the total contribution of 
the noise folding. Also, , where Q
sR
 is the quality factor for the front-end 
filter, sCis the source resistance, sfis the sampling capacitor and  is the 
sampling frequency. 
sf
Assuming a high quality filter at the front-end of the receiver, the first term 
idealy approaches to 1. However, the second term in (3.6) that is due to the intrinsic 
noise of the sampler and can be ploted with respect to sCfor diferent values of 




Fig. 3.3: Noise Figure of the subsampler vs. sampling frequency for three values of 
the sampling capacitor Cs 
sfThe selected value for wil afect the noise contribution of the subsampler 
according to Fig. 3.3. Therefore, the coresponding NF
pFCs 5.1
 of the sampler can be 
estimated as 15 dB for MHzfs 200and . 
According to Fris formula, the total linear noise factor is found from: 
 
samplerampsamplersublinear GFFF /)1(                               (3.7) 
 
samplerGwhere is idealy assumed to be 1 for the first downsampled harmonic. Note 
that the actual power gain of the subsampler can be smaler than 1. This wil be 






























3.3 Design Methodology 
In this section, the design procedure for each block of the proposed WuRx is 
presented. Note that considering the target indoor application, the ultra-low power 
design requirement has been initialy prioritized over the high sensitivity 
performance of the receiver. Furthermore, we have optimized the analog blocks of 
the receiver in order to operate from a single 500 mV analog power supply. 
3.3.1 Diferential Subsampling circuit 
A diferential sample and hold circuit as shown in Fig. 3.4 has been used to 
downconvert the RF signal to IF. The W/L for NMOS switches M1 and M2 are 
chosen to be large enough in order to lower the on resistance (Ron) of the switches 
thereby improving the speed of the sample and hold circuit for accurately receiving 
the input RF frequency. It is worth mentioning that M1 and M2 are chosen to be of 
ultralow-threshold voltage types and are biased in the triode region with their gate 
voltage varying between 0 and 0.5 V. 
Note that the diferential structure and dummy transistors M3 and M4 are 
employed in order to reduce the efect of charge injection and to cancel the even-
order nonlinear distortion. As discussed earlier, the sampling capacitor Cs
sf
 and the 
sampling frequency  have been chosen to be 1.5 pF and 200 MHz, respectively. 
 













Diferential sample and hold circuit with dummy transistors 
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Assume an RF signal of 915 MHz with a power of -70 dBm (which is equal to a 
peak voltage of Vp = 100 µV for a source resistance of Rs 
IFf
= 50Ω) has been applied 
to the input of the S/H circuit of Fig. 3.6. The time domain plot of the sampled and 
held signal at the output of the S/H circuit is shown in Fig. 3.5. The frequency 
spectrum of this signal is also observed in Fig. 3.6. It can be seen that the first 
harmonic of the downconverted signal is located at 85 MHz (i.e 
sf
= 85 MHz), 
which coresponds to = 200 MHz and n = 5 for the subsampler. 
 
Fig. 3.5: Plot of the subsampled signal at the output of the S/H circuit  
 
Fig. 3.6: 













Frequency spectrum of the subsampled signal 

















3.3.2 Three-Stage Temperature Invariant Ring-Oscilator 
sf
A simplified schematic for the 3-stage inverter-based ring oscilator is shown in 
Fig. 3.7. Two complementary signals with equal frequencies (i.e. sBfand ) are 
generated after the bufers, which wil be used by the subsampler circuit. The 
oscilator dissipates a total average power of 4 µW (including the buffers) from the 
500 mV power supply. 
 
 
Fig. 3.7: The 3-stage ring oscilator with the temperature compensation circuit 
(TCC) and output bufers 
In general, an increase in the temperature would lower the threshold voltage of 
MOS transistors [61]. Assuming a fixed voltage at the gate of M2p, this wil result 
in a larger drawn curent from the supply and hence larger frequency of oscilation. 
A Temperature Compensation Circuit (TCC) has been employed in order to 
lower the frequency variations due to temperature change. The transistors M1p, M3p, 
and M1n are sized in a way that the gate voltage of M2p varies in corespondent with 
the temperature in order to limit the frequency variations of the ring-oscilator. 
Variations of the sampling frequency as a result of a rise in the temperature from 
10oC to 80o





C with and without the TCC have been shown in Fig. 3.8. It is observed 





Fig. 3.8: Variation of sampling frequency with temperature in the presence and 
absence of the temperature compensation circuit (TCC) 
The efect of process and mismatch variations on the sampling frequency has 
been shown in Fig. 3.9, which has be achieved for 100 iterations of Monte-Carlo 
simulation. In practice, transistor M2p is replaced by a 32-bit switched resistive 
network based on triode region MOSFETs that are controled by 5 serial input bits 
in order to compensate for local and global process variations. 
The PMOS transistors of the 32-bit switched resistive network are sized such that 
the smalest size transistor (coresponding to the first address bit) causes the 
oscilator to generate a sampling frequency of 50 MHz, while the maximize size 
transistor (coresponding to the 32nd address bit) leads to sampling frequency of 
350 MHz. This gives a frequency resolution of around 9.7 MHz per 1 bit of the 
switched resistive network, which is suficient considering the alowed ±5% 
variation for the nominal sampling frequency of 200 MHz. 

























Fig. 3.9: Variations of the sampling frequency due to local and global process 
variations 
Therefore, according to the histogram of Fig. 3.9, the 32-bit switched resistive 
network in the ring-oscilator can be used to eficiently compensate for a frequency 
deviation of around ±1.5σ from the mean value of 203 MHz, which covers almost 
90% of the total variations. 
3.3.3 Wideband IF-Amplifier and Envelope detector 
The diferential N-stage amplifier and the envelope detector circuit used in this 
design have the same schematic as described in Fig. 2.6 and Fig. 2.7 of Chapter 2, 
respectively. 






















It was studied in Chapter 2 of this thesis that for smal front-end gain values, the 
overal sensitivity of a TRF receiver is almost dominated by the baseband noise that 
is approximated by the given expression in (2.30). However, as the front-end gain 
increases, for large RF bandwidth, the sensitivity wil be estimated by the 
expression in (2.29). Therefore, the IF-amplifier has to be designed to achieve a 
suficient voltage gain (i.e. 50 dB) in order to overcome the baseband noise and 
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therefore improve the sensitivity by providing enough input signal amplitude at the 
input of the envelope-detector. 
The optimum number of amplifier stages yielding the minimum curent 
consumption for a given gain has been previously estimated according to (2.6) and 
was ploted in Fig. 2.2. By revisiting this plot, it is observed that a 4-stage amplifier 
would get the lowest current consumption for an overal gain of 50 dB. However, 
from the point of view of the minimum power dissipation, for a given overal gain, 
the optimum number of stages for a total gain of 50 dB has been found to be 5 
according to simulation results. This is because in spite of dissipating less curent, 
the 4-stage amplifier requires slightly higher supply voltage (i.e. 0.54 V) compared 
to the 5-stage amplifier in order to satisfy the saturation requirement for the 
transistors based on (2.35). 
The diferential pair transistors of every stage of the N
)/( LW
-stage amplifier shown in 
Fig. 2.6 are sized to be  = (10/0.2) µm/µm. This ensures the transistors to 
stay in the weak or moderate inversion region for al values of N and gain. 
The overal gain and the noise factor of the 5-stage amplifier can be varied for 
the same bandwidth by adjusting the design parameters including the curent 
consumption and the load resistance. As a result, the frequency response and the 
noise performance of a stand-alone 5-stage amplifier are obtained as shown in Fig. 
3.10 and Fig. 3.11, respectively. 
The total power consumed by the wideband amplifier has been found about 23 
μW while the simulated voltage gain is 50 dB and the bandwidth is around 80 MHz. 
Fig. 3.12 demonstrates the frequency response of the circuit-level and extracted 




 Fig. 3.10: Frequency response of the 5-stage IF-amplifier by varying the overal 
voltage gain for a fixed bandwidth 
 
 Fig. 3.11: Noise Performance of the 5-stage IF-amplifier  

























Fig. 3.12: Frequency response of the extracted 5-stage amplifier 
The AC to DC conversion operation of the envelope-detector circuit presented in 
Fig. 2.7 of Chapter2 has been shown in Fig. 3.13. The magnitude of the envelope-
detected signal, can be found according to the expression for the conversion gain 
in (2.40) for a given input AC signal amplitude. According to the simulation results, 
a 20 mV signal at the input of the envelope detector wil lead to a baseband signal 
of about 666 µV at the output of the detector for n = 1.5. The diferential envelope 
detector circuit dissipates about 1 μW from the 0.5 V supply. 
 
 Fig. 3.13: Input and output signals of the designed envelope detector 
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3.4 Sensitivity Calculation and Comparison 
Having found al the noise density values from the simulation, the overal noise 
factor and the input referred noise power can be calculated as described earlier. It 
is worth mentioning that the amplifier’s low frequency noise as wel as the flicker 
noise are also found from the circuit simulation by initialy integrating the noise 
over the entire band and then normalizing the overal noise to the detector 
bandwidth. This gives an equivalent noise density for the flicker and low frequency 
noise that has been added in the noise factor calculation of out circuit simulation. 
Now, by ploting the input refered noise power Pn,in and (Pn,in-SNRmin) versus the 
input power Pin and finding the intersection, the minimum inpout power or the 
sensitivity can be found. 
In Fig. 3.14, plots of input-refered noise and input power derived from 
simulations are used to calculate the minimum detectable signal for SNRmin. It can 
be seen that the sensitivity is around -70 dBm, which satisfies the requirement. The 
total power consumption is found to be 28 μW based on simulation. 
The layout of the WuRx in TSMC 90nm CMOS has been also shown in Fig. 3.15. 
In spite of achieving successful results in the post-layout simulation prior to the 
fabrication, unfortunately the implemented WuRx didn’t work as expected. 
Although too much efort was put in order to debug the implemented chip, we 
postulated the folowing to be the main reasons for the chip’s failure: Difficulty in 
matching the input resistance of the S&H circuit to the source resistance due to 
diferent total resistance values seen from the input of the receiver during the ON 
and OFF states of the switch in the S&H circuit, absence of an on-chip analog to 
digital converter as wel as a detection circuitry which suggested us to build al 
these component of-chip that resulted in more added parasitics than expected and 
total failure of the whole chip. Therefore, instead of continue trying to debug the 
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first unsuccessful chip, we decided to start a new design for an enhanced version of 
this wake-up receiver and try to avoid these issues from the beginning of the design.  
Table 3.1 compares this work to the recently published wake-up receivers. In 
spite of a moderate sensitivity, our design shows lower power consumption.  
 
 
Fig. 3.14: Calculated sensitivity based on extracted simulation results 
 
 
Fig. 3.15: Layout view of the complete WuRx in TSMC90nm technology 




















 Table 3.1: Comparison of recently published wake-up receivers 
3.5 Conclusion 
As a conclusion for this chapter, two techniques of sub-sampling and uncertain-IF 
topology have been combined in order to design an ultra-low power WuRx in the 
915-MHz ISM band. Comparing to other recently published wake-up receivers, this 
design showed a superior performance in terms of the total power consumption that 
is our design priority. Despite the sensitivity is in the moderate range, it is stil beter 
than the required target value of -66 dBm defined earlier in Table 1.1. Moreover, 
taking into account the power-sensitivity metric, our design achieves comparable 















Data rate (kbps) 
[34] 51 -64 2.4 G 100 
[34] 51 -75 915 M 100 
[22] 52 -72 2.4 G 100 
[10] 44 -70 402 M 200 





Dual-Mode Wake-Up Receiver [56] 
As mentioned in the first chapter, adoption of two diferent data rates for 
transmission of wake-up paterns was employed in [51] through the use of duty 
cycling during the Monitoring (MO) mode, when the receiver is searching for a true 
Start Frame Bit (SFB) in order to start data reception at higher rate in the Identifier 
(ID) mode. However, the power dissipation during the ID mode using this 
technique is stil high due to the use of a power hungry amplifier at the front-end 
of the receiver.  
Our previously designed ultra-low power wake-up receiver presented in Chapter 
3 employed the subsampling architecture for down-converting the incoming signal 
from RF to the mid-band frequency. However, the sensitivity was stil limited by 
the large noise bandwidth of the IF-amplifier, which was alocated to overcome the 
VCO frequency variation resulting from the uncertain-IF topology. A complete 
period-based VCO calibration circuit based on frequency comparison technique 
wil be proposed and used in the new design so that LO frequency variation is 
minimized. This enables a reduction in the IF-amplifier bandwidth, which improves 
the sensitivity of the receiver. The wideband amplifier with resistive network wil 
be also replaced by a multistage amplifier with active inductors to reduce the 
bandwidth to less than 15 MHz for further improvement of the sensitivity.  The 
operating frequency of the IF amplifier is also centered at around 37 MHz, which 
results in lower overal power dissipation compared to the previous center 
frequency of 85 MHz. 
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In addition to the above improvements in the previous design, a new approach for 
minimizing the power consumption during the MO mode wil be proposed in this 
chapter, which optimizes the energy efficiency in both modes. This approach is 
based on employing diferent detection bandwidths in the two modes of operation. 
Having received the preamble bits at a low data rate (i.e. 10 kbps), the ID-bits wil 
be received at a higher rate (i.e. 200 kbps), which helps to minimize the latency in 
waking up the main receiver whose ID-bits are being received. 
This chapter begins with a brief overview on the proposed dual-mode wake-up 
receiver architecture and folows by the implementation of such receiver with a 
detailed discussion of each building block. The simulation and measurement results 
of the implemented receiver in IBM 130nm technology wil be presented at the end 
of this chapter. 
4.1 Proposed Dual-Mode WuRx Architecture 
The block diagram of a generic TRF receiver and a subsampling-based receiver are 
shown in Fig. 4.1.a and Fig. 4.1.b, respectively. 
Assuming the baseband circuits in Fig. 5.1.a are noiseless, the minimum 
detectable input power or the sensitivity of a TRF receiver has been already given 





min 424 SNRBWBWSNRBWNFNFBWSNRP BBRFBBiFEiFEBBMDS 
 
   (4.1) 
 
FEFwhere iN is the total front-end noise factor before the envelope detector,  
RFBW
is 
thermal noise floor at the input of the receiver, 
BBBW
 is the bandwidth of the front-
end amplifier, 
minSNR
is the detection bandwidth of the baseband signal and is 
determined by the envelope detector’s output load, and  is the desired signal 
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to noise ratio at the output of the receiver, which should be beter than 12 dB in 
order to demodulate an OOK (on/off keying) modulated signal with a bit error rate 
beter than 10-3. 
 
 
Fig. 4.1: Block diagram of a (a) generic TRF and (b) subsampling-based receivers 
RFBWIt was also observed that for large BBBW with respect to RFBW ( BBBW>> ) 
equation (4.1) can be reduced to: 
 
min2 SNRBWBWFNP BBRFFEiMDS                          (4.2) 
 
Also, recal from Chapter 3 that the noise factor of a subsampler can be estimated 
by the folowing equation: 
)2/(1)/3.31( 2 ssssampler fCRxF 
 






























where x=Q/n  represents the ratio of the quality factor of the front-end SAW filter 
Q to the sampling ratio of the subsampler n, Rs is the source resistance, which is 50 
Ω, Cs is the sampling capacitor, and fs is the sampling frequency. 
RFBW
Therefore, equation (4.2) can be used for estimating the sensitivity of a 
subsampling-based receiver in Fig. 4.1.b by replacing the RF bandwidth of the 
front-end amplifier, IFBW with the IF-bandwidth of the IF amplifier, 
FEF
 and by 
writing the total front-end noise factor  in terms of a series combination of the 
sampler and the IF-amplifier as below: 
samplerampsamplerFE GFFF /)1( 
 
             (4.4) 
 
The sensitivity in the first subsampling-based receiver presented in Chapter 3 was 
limited by the wide bandwidth of the IF-amplifier. Moreover, it always draws the 
same curent from the supply even when searching for a SFB sequence during the 
MO mode. Considering the very low duty cycle of a typical wireless sensor node, 
this is not an energy eficient approach. 
The proposed receiver is shown in Fig. 4.2. The new design improves the energy-
sensitivity of the subsampling-based wake-up receiver by minimizing the 
bandwidth of the IF-amplifier and by adopting two modes of operation that alow 
the receiver to lower its power dissipation during the MO mode. Lowering the 
power is at the cost of reduced amplifier gain and hence a higher noise factor 
contribution. Thus, by intentionaly lowering the data rate as wel as the detection 






Fig. 4.2: Block diagram of the proposed dual-mode wake-up receiver 
In order to ensure that the receiver wil enter the ID mode after having received 
the SFB, the receiver was designed to have slightly beter sensitivity in the first 
mode such that: 
)()( IDPMOP MDSMDS 
 
                  (4.5) 
 
This can be done in two ways; lowering the detection bandwidth down to as low 
as 10 kHz, which limits the data rate to a maximum of 10 kbps and secondly by 
alocating slightly more power budget than predicted by the equations (i.e. 
overdesigning the MO mode). 
4.2 Diferential Sample and Hold Circuit 
In Chapter 3, the subsampling technique was employed as a means to down-sample 
the incoming RF signal to IF through a sample (or track) and-hold process. 
Although the noise contribution from the sample and hold circuit could be 
significant, it was shown earlier that this contribution wil stil be a smal portion 
of the combined sample and hold+amplifier’s noise factor. 
It was discussed earlier that in order to ensure aliasing of the RF signal bandwidth 














 must satisfy (3.2). However, two other factors have been considered 
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here for choosing the right fs for this design; the noise contribution of the sampler, 
and the ratio of the power dissipation of the VCO to the total power dissipation of 
the receiver. 
Based on above, the sampling frequency of this subsampler has been chosen to 
be 136 MHz. A higher subsampling frequency such as 200 MHz would lower the 
noise factor of the subsampler by 32% but increases the power dissipation of the 
VCO by approximately 50%. On the other hand, choosing a lower sampling 
frequency such as 100 MHz reduces the power dissipation by 26% and increases 
the noise factor of the subsampler by 34%. 
The schematic view of the updated sample and hold circuit is shown in Fig. 4.3. 
To ensure suficient track and hold speed that is dictated by the analog input 
bandwidth, the ON resistance Ron of the NMOS switch as wel as the value of the 
sampling capacitor Cs must be minimized. However, in order to improve the 
accuracy that can be estimated by the sampling pedestal eror [44] as wel as to 
reduce the thermal noise estimated by (4.3), it can be shown that the value of Cs has 
to be increased. 
The NMOS switches (M1, M2, M3, and M4) are sized large enough (i.e. 20 
µm/0.2 µm) to satisfy the speed requirement. The complementary NMOS switches 
(M5, M6, M7, and M8) with a size of 5 µm/0.2 µm have been added to the modified 
diferential sample and hold circuit. These complementary switches wil aid to 
improve the accuracy by reducing the sampling pedestal eror. Furthermore, they 
would facilitate the input matching by maintaining a constant impedance between 




Fig. 4.3: Diferential sample and hold circuit with complementary switches 
Assuming a high-Q anti-aliasing filter prior to the subsampler, the first term in 
(4.3) that is due to the noise folding wil approach to 1. However, the second term, 
which is due to the intrinsic noise of the sampler wil be dependent on fs and Cs. 
Considering the speed-accuracy-thermal noise trade-of, the value of Cs has been 
chosen to be 1.5 pF for this design. Therefore, for the sampling frequency of 136 
MHz, this wil lead to a Fsampler of around 50. 
It is worth mentioning that the sampling ratio n is not a function of Cs. In other 
words, once the sampling frequency fs the been chosen, the sampling ratio n, and 
the corresponding first down-sampled IF signal fIF wil be determined according to 
the sub-sampling theory. In our design, the combination of the 915 MHz RF signal 
and the sampling frequency of 136 MHz wil lead to n=7 and fIF=37 MHz: 
 
fIF=min{|fRF-nfs|}=915-7×136=37 MHz           (4.6) 
 
The simulation results for the diferential sample and hold circuit MHz is shown 




















915 MHz has been applied to the input of the subsampler and the subsampled signal 
using a sampling frequency fs of 136 MHz. According to the simulated frequency 
response of the subsampled signal, it can be seen that the first harmonic is located 
at 37 MHz, while the rest of the harmonics are further away in the frequency. The 
desired subsampled harmonic shows a voltage gain of about 0.85 V/V which is 
slightly smaler than the gain of 1 for an ideal subsampler. Folowing to this 
observation, the actual power gain of the subsampler can be found to be around 
0.72 W/W, which has been taken into account in al our further analysis. 
One interesting feature of the redesigned differential sample and hold circuit is 
that it completely filters out al the subsampled harmonics that are caused by even 
sampling ratio values. Looking closely at the frequency response of the subsampled 
signal, the available harmonics including the first desirable at 37 MHz are located 
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It can be shown that as a result of this advantage, the requirement for the anti-







Fig. 4.4: Simulation results for the subsampled signal and its frequency response 
4.3 Multistage Active Inductor-Based Amplifier 
According to our discussion in previous chapters, the overal noise performance as 
wel as the power dissipation of the receiver can be largely dominated by the noise 
performance of the front-end amplifier stage. Therefore, the goal is to design an IF-
amplifier with a narow bandwidth, which not only achieves a large overal gain 
and low noise contribution, but also dissipates as low a current as possible from the 
supply.  















Input RF Signal 
Subsampled Signal
Fig. 4.5 shows the simplified model of the front-end amplifier, which is 


















the subsampler is diferential, the first stage is a diferential amplifier with resistive 
loads, which is folowed by a differential to single-ended converter stage. 
The last two identical stages of the front-end amplifier employ an active inductor 
structure [62] in order to save area compared to large passive inductors with the 
same quality factor. The active inductor employed here is comprised of M11, M13, 































Tuning Circuit for the AmplifierActive Inductor-based Amplifier
5bits 5bits
Digital Bias Circuit
clock reset bias_data tune_data
Loop node
Most of the curent in M14 flows through the cascode amplifier while a fraction 
of it is drawn by M11 and M13. At low frequencies, the impedance seen from the 
source of M13 is low due to the loop gain that is provided by M14 and M13. 
However, as the frequency increases, the loop gain reduces due to the total 
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capacitance at the loop node. This wil cause the output impedance to increase. At 
higher frequencies, the impedance is lowered as it gets dominated by the 
capacitance at the output node. 
The two active-inductor based amplifier stages provide about 13 MHz bandwidth 
while each dissipating around 2 µW from the supply. The center frequency as wel 
as the bandwidth of the amplifier can also be tuned using the tuning circuit for the 
amplifier. The bias and tune curents of the tuning circuit as wel as the biasing and 
tuning voltage Vbias and Vtune are adjusted using two DAC blocks (not shown) and 
5 control bits. The bias and data bits are serialy received at the rising edges of the 
clock in the digital biasing circuit. 
The first stage of the front-end amplifier has the largest noise contribution. 
Changing the current consumption of the first amplifier stage can vary its noise 
contribution. Therefore, by controling the amount of the curent drawn from the 
supply in the first amplifier stage, one wil be able to change the noise factor of the 
receiver. Thus, complementary digitaly-controled signals lp and hp are employed 




Fig. 4.6: Frequency response of the multistage front-end amplifier 
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The total front-end amplifier dissipates about 15.6 µA and 26 µA from a 500 mV 
supply. According to the extracted simulation results shown in Fig. 4.6, the 
multistage amplifier provides an overal voltage gain of 51 dB and 57.5 dB at the 
center frequency of about 37 MHz during MO and ID modes, respectively. The 
bandwidth is found to be about 13 MHz in both modes. Finaly, the total noise 
figure of the combined sample and hold and amplifier according to post-extraction 
simulation results is about 28 and 23 dB during the MO and ID modes, respectively. 
 


























M1,2 12/0.4 211.1 (ID) 7.64 (ID) 78.69 (MO) 2.6 (MO) 
M3 9/1 274.2 (ID) 15.15 (ID) 11.56 (MO) 0.44 (MO) 
M4  3/1 3.443 (ID) 0.131 (ID) 86.71 (MO) 4.767 (MO) 
M5,6 12/0.4 66.71 2.184 
M7,8 30/0.4 52.16 2.184 
M9 3/1 79.02 4.368 
M10 16/0.12 44.35 1.803 
M11 1.5/0.12 3.76 0.153 
M12 8/0.12 44.07 1.803 
M13 6/0.12 3.704 0.153 
M14 6/1 33.91 1.956 
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Table 4.1 shows the sizing of al the transistors in the front-end amplifier as wel as 
the DC operating points. According to simulation results, the curent dissipation in 
the first stage of the amplifier is 15.3 µA and 5.2 µA during the ID and MO modes, 
respectively.  
4.4 Period-based Calibrated VCO 
The sensitivity of the ultra-low power wake-up receiver presented in Chapter 3 was 
limited by the large bandwidth of the IF-amplifier, that had been alocated to 
overcome the VCO frequency variation according to the employed uncertain-IF 
receiver architecture. In order to reduce the bandwidth of the IF-amplifier and hence 
to improve the overal sensitivity of the receiver, a VCO calibration circuit can be 
employed to minimize the variations in the LO frequency. 
Three types of VCO calibration techniques can be found in the literature: closed-
loop [63], open-loop [64], and period-based or time-to-voltage conversion (TVC) 
techniques [65], [66]. In the closed-loop configuration, the VCO is inside the PLL 
and it calibrates once the PLL is setled. Thus, the calibration speed is limited by 
the long setling time. On the other hand, continuous loop operation of the PLL 
burns a lot power. 
 In the second configuration, a counter with suficient amount of counts is 
required to achieve a desired frequency precision, whereas the analog TVC requires 
a few cycles of oscilation for the same precision. Thus, the most energy- eficient 
calibration scheme is the period-based configuration. However, the precision can 
be afected by various analog impairments such as the mismatch between the 
curent sources of the TVC circuits, the peak-detectors, and the TVC load 
capacitances as wel as the ofset voltage of the comparator. Some of these issues 
can be solved by using larger size transistors in order to reduce the mismatch efects 
or by careful layout in order to eliminate the gradient efects. 
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In the case of a single TVC, where the other input of the comparator is connected 
to the external reference voltage Vref , the absolute accuracy of the TVC only can 
be achieved if a PVT invariant curent source has been employed [66]. However, 
in order to obtain the absolute accuracy for the case of a TVC pair, the two TVCs 
must be exactly identical [65]. 
Prior to describing the complete design of the VCO calibration circuit, a novel 
period-based VCO frequency comparison circuit wil be presented here that 
obviates the need for having two TVC circuits as wel as the external reference 
voltage source.  
4.4.1 Frequency Accuracy Estimation 
Assuming a reference frequency fref is applied to a general analog TVC as shown 
in Fig. 4.7, the TVC is supposed to convert the period of the input signal Tref 
(considering only a single period) to the corresponding voltage Vref. One can 
quickly infer from the above statement that higher frequency would be translated 
to lower Vref. Also, any change in the input frequency Δf or period ΔT wil lead to 





T                                                    (4.8) 
 
If two TVCs are used to compare two signals through the use of a comparator, 
according to (4.8), the voltage difference at the comparator ΔV wil depend on the 
reference voltage Vref as wel as on the desired frequency accuracy. In other words, 
for a given reference voltage of 500mV, and assuming 1% for the precision of the 
frequency, the erors contributed from the target calibration circuit should not be 




Fig. 4.7: Simplified view of a general TVC circuit 
From another point of view, the final calibrated accuracy of any period-based 




































         
(4.9)                                   
 
fwhere C, I, ofCP,and 
reff
are the standard deviations of the reference 
frequency C, the TVC’s output capacitor refI, the charge pump curent
ofCPV ,
, and the 
comparator’s ofset voltage LSBV respectively. Also, 
VCOK
 represents the finite 
resolution of a Digital to Analog Converter (DAC) that is normaly used in a 
complete calibration circuit to tune the oscilator and is the VCO gain. 
C
Assuming a DAC with suficient resolution to be employed in the complete 




wil improve the calibration accuracy. In other words, the calibration 









4.4.2 Proposed Frequency Comparison Circuit 
I
According to the above discussion, the overal calibration precision can be 
estimated from the frequency comparison circuit, since most of the erors occur at 
this stage. Fig. 4.8 depicts the schematic of the proposed frequency comparison 
method. Unlike any other period-based frequency comparison circuit, our proposed 
technique employs a single TVC circuit to charge both output capacitors up to their 
coresponding voltages depending on the incoming frequency. In practice, a single 
reference current that is generated by an NMOS transistor in the saturation region 
is being steered by two NMOS switches depending on which frequency is applied 
to the circuit. This in fact eliminates the efect of the variation of the reference 
curent  due to the mismatch on the comparator output. Here we are going to 
explain the role of each part in the circuit. 
4.4.2.1 Principle of Operation 
Before performing any comparison between the two frequencies, we have to 
make sure that the duty cycle of the signals is exactly 50%. Therefore, two 
frequency dividers as shown in Fig. 4.8 are used to initialy divide the frequency of 





Fig. 4.8: Simplified view of the proposed frequency comparison method 
An external Reset signal as shown in Fig. 4.8 is used to disable the frequency 
comparison circuit in order to save power as wel as to prepare the circuit for a new 
comparison cycle. Once the Reset signal is disabled, since the Q output of FF2 is 
already zero, the fref/2 input wil be selected by the MUX and hence the reference 
frequency feeds the clock input of the edge detector flip-flop FF1. As the rising 
edge of the input signal is detected, the Charge signal becomes one. As a result, the 
TVC circuit starts charging C1 using M1n and M2n up to Vref. At the faling edge of 
the input frequency, the CLEAR and CLOCK inputs of FF1 both become zero, 
leading to ChargeB signal becoming one. As a consequence, the Q output of FF2 
toggles from zero to one and hence the other input signal i.e. fosc/2 would undergo 
the same path but this time in order to charge C2 up to the coresponding voltage 
Vosc via M1n and M3n transistors. After the faling edge of the second input signal, 
the comparison is ready to be done and hence no more time-to-voltage conversion 





























































 clears the 




Fig. 4.9: The input frequency dividers along with the control gates 
Now, assume the folowing scenario: If fosc/2 is already at the high-state and 
suddenly it is selected by the MUX, FF1 wil experience a change from 0 to 1 on 
its CLOCK input, which causes M1n to start charging the output capacitor C2 
through M3n from somewhere around the middle of the input cycle. Therefore, the 
capacitor voltage Vosc
Q
 wil not corespond to the complete input cycle. To avoid this 
problem, the control gates as shown in Fig. 4.9 have been added to the circuit. 
Therefore, if the above scenario occurs, since the MUX output going to the OR gate 
as wel as the  of the (fosc/2 generator) flip-flop are both 0, the fosc/2 signal wil 
become 0 and there wil be no change to the CLOCK input of FF1 until the next 
clock cycle of fosc. 
4.4.2.2 Design Considerations 
Al digital blocks are taken from the standard digital library of the TSMC90nm 
CMOS technology. The comparator used in the proposed design is realized as a 
dynamic comparator [63], [64] and is depicted in Fig. 4.10. The operation of the 





















 signal explained earlier initialy shorts 
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both outputs Von and Vop of the comparator to the ground. Once the Reset and the 
TVC_done signals become 0 and 1 respectively, the two diferential PMOS 
transistors start conducting current from the supply. Depending on the values of the 
input voltages Vref and Vosc, one of outputs becomes 1 in less than 2 ns while the 
other remains 0. The load capacitances C1 and C2 (Metal-Insulator-Metal (MIM) 
type capacitors) as wel as the sizes of M1n, M2n, and M3 are chosen to provide the 
reference voltage of 500 mV at the comparator input. Also, M1n has a larger length 
in order to reduce the channel length modulation efect. 
 
 
Fig. 4.10: The dynamic comparator with power-saving PMOS switches 








The simulation results of the proposed period-based frequency comparison circuit 
wil be shown here and the calibration accuracy wil be estimated according to (4.1) 
and (4.2). As explained earlier, our comparison circuit is part of a complete 
calibration building block. In order to simplify the analysis, the simulation results 
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of a single calibration operation i.e. one frequency comparison of the proposed 
circuit wil be shown and compared with the other designs. The results of a 
complete VCO calibration (coarse tuning) wil be shown later. 
refI I/According to the proposed architecture, the term 
sC» 0.31fF
in (4.9) do not have 
any effect on the calibration accuracy as any variation in the reference curent due 
to the mismatch wil have equal efect on the voltages of both capacitors. According 
to Monte-Carlo simulation for process and mismatch variations with 1000 
iterations,  was found for C = 1 pF mVofCP 5,  and  was obtained 
for Vref = 500 mV. Variations of the ofset voltage in the dynamic comparator as a 
result of process and mismatch effect have been shown in Fig. 4.11. 
 
 
Fig. 4.11: Histogram for the input ofset voltage of the dynamic comparator for 
process and mismatch variations with 1000 Monte-Carlo iterations 
Based on the results of Fig. 4.11, the overal frequency accuracy can be estimated 
to be beter than 1% according to (4.9). Based on this, it is required to show that 
our proposed circuit keeps the estimated ±1% calibration accuracy against 
mismatch and process variations. Fig. 4.12 depicts the simulation results of a single 
calibration when the oscilator frequency is running at 201.6MHz (i.e. 0.8% higher 
than fref


















). We observe a 4 mV voltage difference at the comparator inputs as a result 
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of the 0.8% frequency diference while Von and Vop are corectly decided by the 
comparator to be 0 and 1, respectively. 
It is expected that for a given frequency difference, the outputs of the comparator 
Von and Vop are not flipped over due to mismatch and process variations. In order 
to validate the results, we run Monte-Carlo simulations with 1000 iterations against 
mismatch and process variation as shown in Fig. 4.13. It turned out that 995 out of 
1000 samples resolve the 0.8% frequency diference. It is clear that once the 
oscilation and reference frequencies get closer to each other, the frequency 
comparison circuit would get more errors. For instance, with the same number of 
Monte-Carlo iterations the yield is found to be about 85% for 0.5% frequency 
diference. For each Monte-Carlo iteration, we have considered both cases of 
frequency diference between fref and fosc (i.e. fref > fosc and fref < fosc) and the 
estimated frequency accuracy includes both simulation results. It shows a 4 mV 
voltage diference at the comparator inputs as a result of the 0.8% frequency 
diference. This corresponds to a standard deviation of about 1.6 MHz for the 
reference frequency of 200 MHz.  
Ultimately, in order to verify the sensitivity of our circuit against voltage and 
temperature variations, one may sweep VDD as wel as the temperature and see if 
the desired comparator output wil be obtained for the given accuracy. According 
to the simulation results, the supply voltage can vary by 10% (from 0.95V to 1.05V) 
while the temperature can change from -50°C to 90°C in order to keep the 





Fig. 4.12: Transient simulation results for the proposed frequency comparison 
circuit for fosc=201.6MHz and fref=200MHz. From top to botom: The reference 
and VCO signals along with their 50% duty-cycled signals, the ChargeB signal, 
the MUX selection signal, Vref  and Vosc voltages, the TVC_end signal, and 






Fig. 4.13: Results of the Monte-Carlo simulation for Von (upper figure) and Vop 
(lower figure) where fosc is 0.8% lower and higher than fref, respectively. The 
simulations are with 100 iterations for mismatch and process variations 
Table 4.2 summarizes the simulation results of the proposed frequency 
comparison circuit. Compared to other period-based calibration schemes, our 
circuit achieves a high-frequency accuracy of 0.8% within 4 reference cycles 
dissipating a power consumption of as low as 80μW. In practice, the calibration 





Table 4.2: Comparison of Diferent Frequency Calibration Circuits 
* Including a dual-edge phase detector, two charge pumps, etc. 
** Including a DAC and a VCO in addition to the TVC circuit 
*** Power of the frequency synthesizer including the VCO 
 
Compared to other techniques and according to both simulation results as wel as 
the equation-based estimation for the frequency accuracy, the proposed mismatch-
robust period-based frequency comparison circuit achieves a frequency accuracy 
of 0.8% with a single calibration time of 4 reference cycles. This has been achieved 
through the use of a single TVC circuit in order to reduce the overal mismatch 
efect of the system. Therefore, our proposed circuit can be a beter candidate for a 
TVC-based frequency calibration circuit. The complete calibration circuit based on 
the proposed method wil be used in our enhanced wake-up receiver explained 
below. 
 
 [65] [64] [63] This work: [55] 
 












Technology 0.18μm CMOS 65nm CMOS 0.6μm CMOS 90nm CMOS 
Cal. Type Period-based Period-based Closed-loop Period-based 
Frequency 40MHz 0.8~2GHz 40MHz 200MHz 
Accuracy 1% 2.24% 1% 0.8% 
VDD range 1.8V 0.85V~ 1.15V 3V 
0.95V~ 
1.05V 
Temperature - -5°C~75°C - -50°C~90°C 
Single cal. time 
(ref. cycles) 8 32 30 4 
Power 3mW* 226μW** 7.5mW*** 80μW 
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4.4.3 Complete VCO Calibration Circuit 
A three-stage ring-oscilator has been used for generating the sub-sampling 
frequency of 136 MHz as shown in Fig. 4.14. As discussed earlier, frequency 
calibration would be necessary in order to compensate for PVT variations. It is 
shown that the VCO circuit is placed inside a period-based frequency calibration 
loop, which is based on our mismatch-robust frequency comparison technique 
presented above. The inverters as wel as the output bufers are sized such that they 
can drive the MOS switches in the sample and hold circuit. 
 
 
Fig. 4.14: Ring-oscilator inside the frequency calibration loop 
The simplified block diagram of the overal frequency calibration system is 
depicted in Fig. 4.15, where the frequency comparison circuit and the VCO are part 
of the complete system. The frequency calibration circuit works as folows: 
By applying the start_calibration signal, al blocks are reset. The frequency 
comparison circuit compares fVCO and fref. If fVCO is smaler than fref, Von becomes 1 
while Vop becomes 0. This wil make the digital controling circuitry generate a 1 














 inputs of the 5-bit counter. This ultimately wil lead to a 
higher frequency at the output of the VCO by increasing the curent flow through 
the resistive networks in the ring oscilator. The increase in the frequency continues 
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after each comparison cycle until Von becomes 0 and Vop becomes 1. As soon as this 
occurs, the counter stops counting and Vsupply gets shorted to ground thereby turning 




































Note that for every calibration procedure, the counter resets to al 0 bits and then 
starts counting up from that point. As a result, the oscilation frequency wil start 
increasing with a step size of about 4.5 MHz/LSB from the lowest possible value 




Fig. 4.16: Simulation results for the calibrated VCO at diferent corners 
The simulation result of the calibrated VCO frequency for TT (Typical N/PMOS, 
Typical Temperature, and Typical Supply Voltage), SS (Slow N/PMOS, Low 
Temperature, and Low Supply Voltage), and FF (Fast N/PMOS, High Temperature, 
and High Supply Voltage) corners are depicted in Fig. 4.16. It is observed that the 
desired oscilation frequency of 136 MHz is achievable for these corners. For the 
TT corner, the capturing range of the digitaly controled ring-oscilator is from 100 
MHz to 244 MHz for the 32 steps. 
The average power dissipation of the ring-oscilator according to the simulation 
results is about 5 µW from the analog supply voltage of 500 mV. The overal power 
dissipation of the VCO calibration circuit (ignoring the ring-oscilator) when active 
is about 10 µW from a 1 V digital supply voltage. The calibration wil be performed 
at least once at power-on of the VCO. 
For this design, a 1 degree of temperature change from 27 to 28 wil lead the 
oscilation frequency to increase by 800 kHz from its desired frequency of 136 MHz 
(i.e. 800 kHz/˚C), or a 1% change in the supply voltage coresponds to about 1.16% 
variation in the frequency of oscilation (i.e. 300 kHz/mV).  
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The 13-MHz IF bandwidth of the multistage amplifier coresponds to 
approximately 9.5% of the 136 MHz. However, taking into account the sampling 
ratio of 7, this would alow the sampling frequency to deviate by only 1.35%. 
Therefore, an external reference frequency that guaranties around 0.67% accuracy 
over process and temperature variation would be suficient. This requirement is stil 
around 100 times less stringent compared to the performance of a typical quartz 
crystal. As an example, a typical quartz crystal oscilator from TXC Corporation 
[67] that dissipates around 20 µW from a 1 V supply voltage at 16.934 MHz has a 
frequency accuracy of ±10ppm, which is much beter than required for generating 
the reference frequency. 
Calibration of the VCO during typical operation can be done with a low duty 
cycle. However, as a worst case scenario suppose that during a large and sudden 
temperature fluctuation the chip’s VCO needs to be calibrated every 100 ms. 
Therefore, if we operate the whole calibration circuit including the of-chip crystal 
that consume a total of 10 µW +20 µW =30 µW every Tint =100 ms, it wil lead to 
an average power of (Ton / Tint)×30 µW=0.3 µW assuming every calibration takes 
about Ton =1 ms. This ON time includes the start-up time of the crystal. It is also 
worth mentioning that some WSN applications such as implanted or skin mounted 
devices are fairly temperature controled. However, for environments where 
temperature does change significantly, VCO alternatives that show lower 
sensitivity to temperature should be considered [68] alowing for longer intervals 
between success calibration cycles. 
4.5 Envelope Detector  
The envelope detector used in this work has the simple NMOS-based detector 
structure shown in Fig. 4.17. In this circuit, M1 operates as a voltage-dependent 









region with its gate connected to the bulk using the triple-wel process to achieve 
an eficient non-linear conversion gain. 
The output bandwidth can be varied for the two modes of operation by changing 
the gate voltage of M1. Increasing the bias voltage wil result in larger current draw 
from the 500 mV analog supply and hence larger gm for M2. 
 
 
Fig. 4.17: The schematic of the NMOS-based envelope detector 
Therefore, the equivalent resistance seen from the source of M2 (1/gm) wil 
decrease, which leads to a larger bandwidth when combined with the load capacitor 
CL. 
Note that lp and hp signals in Fig. 4.17 represent the control signals for the MO 
and ID modes, which provides the required input voltages of 125 mV and 250 mV 
for the gate of M1, respectively. 
 In our design, M1 has a sizing ratio of 1 µm/1 µm and M2 is sized with 10 µm/0.2 
µm ratio to ensure very low current density and hence subthreshold operating 








=16.8 pF.  
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4.6 Baseband Amplifier Stage 
The baseband signal from the envelope detector needs to be amplified and further 
filtered in order to be used by the folowing digital stages. Two amplifier stages 
shown in Fig. 4.18 are used to amplify the baseband signals ranging from about 2.5 
kHz to 300 kHz in order to cover the data rates of the Manchester encoded baseband 
signals for both MO and ID modes. Ci is a DC blocking capacitor and Ri has a large 
value. The output capacitance, CL is controled via the digital block according to 
the required bandwidth for the two modes of operation. 
The first output inverter is employed to provide a CMOS rail-to-tail analog 
baseband signal. It is folowed by a standard-cel inverter, which works as a level-




Fig. 4.18: Schematic of the two-stage baseband amplifier and inverters 
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An on-chip digital detection circuit is implemented for the wake-up receiver. The 
simplified block diagram is shown in Fig. 4.19. 
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Manchester coding is used in order to define 0 and 1 bits as transitions from 0 to 1 
and 1 to 0, respectively. The detection circuitry is comprised of an edge-detection 
circuit, a monostable multivibrator, shift registers and several logic gates. The true 
wake-up signal is triggered upon detection of a true ID-code after having received 
the preamble bits by the monostable multivibrator. We have defined 8 preamble 
bits and 22 Manchester-coded ID-bits, whose first 6 are used as the start bits and 





























Thanks to the use of Manchester encoding, there has been no need to use an extra 
baseband clock for detection circuitry. In fact, the baseband clock has been 
embedded in the transmited data. That is the 0 and 1 bits can be detected on the 
rising and faling edges of data transition from 0 to 1 and 1 to 0, respectively. 
Therefore, frequency mismatch wil no longer be a concern at this stage. The digital 
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detection circuitry has been designed such that it sees al the incoming bits as 
Manchester-encoded bits. 
The timing constraint of the mono clock relates to the period of the clock being 
with some broad range of the data period T during each mode. In other words, the 
high state of the mono signal must be between T and 2T to ensure that the right data 
wil be clocked into the shift registers. This has been determined by the rc signal of 
the multivibrator whose time constant varies according to the operating mode. The 




Fig. 4.20: Transient simulation results of the detection circuitry in the MO mode at 
10 kbps (Top), and in the ID mode at 200 kbps (Botom) 
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The preamble codes are defined as 8 alternating bits starting from 1 and ending in 
0. The parameters of the monostable multivibrator are chosen coresponding to the 
low data-rate of 10 kbps in the preamble mode (MO). Once the preamble bits are 
detected, the multivibrator’s parameters are altered automaticaly to be able to 
receive the incoming data at the rate of 200 kbps. That is, the lp signal changes 
from high to low, which lowers the resistance at node rc thereby reducing the time 
constant of the multivibrator. The resistances as wel as the switches in Fig. 4.19 
are implemented by NMOS transistors as shown in Fig. 4.21. The sizing for the 
transistors has been chosen from the simulation for the two modes. The local 
process variation and mismatch for the two configurations has been minimized by 
using relatively large size transistors as wel as suitable layout techniques. 
However, temperature and global process variation stil afect the time constant of 
the multivibrator. Also, note that the reference voltage Vref has been internaly 
generated by a process and temperature independent circuit that is only sensitive to 
digital supply variation. 
 
Fig. 4.21: Realization of the resistance of the multivibrator circuit in the (a): MO 











 generator used in the digital detection circuitry 
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According to simulation results, a 1°C increase in the temperature results in a 
decrease in the width of the mono signal by 842 ns and 64 ns during the MO and 
ID modes, respectively. Nevertheless, the mono clock is corectly generated for a 
temperature range of 2 °C to 36°C during both modes. The width of the mono clock 
is also increased due to a 10 mV decrease in the digital supply voltage by 4.4 µs 
and 250 ns during the MO and ID modes, respectivelyAccording to Monte-Carlo 
simulation results with 100 iterations for the combined process and mismatch 
variations, 70% of the cases in the MO mode and 60% of the cases in the ID mode 
yield the mono clock within the desired range. In order to increase the yield as a 
future work, one can alocate a bank of resistances at node rc rather than only one 
resistance in order to control the time constant of the multivibrator whenever the 
width of the mono signal is not within the desired range. 
The first 6 (coded) starting bits could be 010101 or 010110 depending on the first 
bit of the rest of the code beginning with a 1 or a 0, respectively. The uncoded 8 
bits of the wake up code that are generated at the output of the shift registers are 
then compared to the one that has been already loaded to another shift registers and 
the wake-up signal is only generated once the codes are matched. The unique 8-bit 
codeword for this wake-up receiver is chosen to be 01000011. 
Finaly, the Mode Control Logic block controls the operating modes for the al 
the building blocks in the receiver chain. The user can control the mode of operation 
manualy for measurement purposes especialy for BER testing in both modes. The 
average power dissipation of the digital circuitry is about 280 nW from a 1 V digital 
power supply. 
4.8 Bufer Amplifiers 
Aside from the standard cel inverters used to bufer digital signals, two source 
folower amplifiers are employed in this design for measuring the output of the IF-
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amplifier as wel as the envelope detector. The simplified model of the analog 
output bufer is shown in Fig. 4.22. These source folower bufers are used in order 
to isolate the analog circuits from the loading of the bonding pad and the 
measurement equipment modeled as RL and CL. The analog output buffers are 
biased at the pad-ring voltage of Vdd_ring =2.5 V and draw 10 mA from the supply. 
Also, large high-voltage transistors are used in order to avoid transistors 
breakdown. Since the buffers only present to alow testing, their power dissipation 
is not included in the total power dissipation of the receiver. 
 
 
Fig. 4.22: Schematic of the output source folower used for analog signals 





Simulation results for the complete receiver chain starting from the transmited 
wake-up patern al the way to the generation of the wake-up signal at the output of 
the wake-up receiver are shown in Fig. 4.23. These results are obtained from the 
extracted post-layout simulation and include al the parasitics from the I/O pads as 
wel as from the CQFP44 package model, the board and the equipment loading. 
The wake-up patern (Fig. 4.23.a) OOK modulates an RF signal at 915 MHz with -
70 dBm power (Fig. 4.23.b). Since the gain of the amplifier is relatively large 
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particularly during the ID mode, the transistors of the last stages of IF amplifier are 
prone to be fed with large input and manifest nonlinear efects such as the observed 
asymmetric response around the DC level that is due to the generation of signals at 
harmonics of the desired frequency. However, this wil not occur for practical input 
power levels to the wake-up receiver particularly for the minimum detectable input 
power. 
The received modulated signal is downconverted to IF using the subsampler and 
later amplified before detection (Fig. 4.23.c). The envelope detected signal (Fig. 
4.23.d) is then digitalized at the end of the baseband amplifier (Fig. 4.23.e) and the 
wake-up signal (Fig. 4.23.f) is generated at the output of the detection circuit. 
The sensitivity of the wake-up receiver can be estimated in the two modes by 
ploting the input refered noise derived from the simulation results vs. the input 
power as shown in Fig. 4.24. 
It is observed that the sensitivity is beter during the MO mode (i.e. -80 dBm), 
which is as a result of using a lower data rate and lower bandwidth than required in 
this mode. It can be concluded that the receiver can stil achieve a sensitivity of 
about -77 dBm with a higher data rate during the MO mode. 
Finaly, the breakdown of power dissipation for individual constituting blocks in 
the two modes of operation has been summarized in Table 4.3. 






































































Simulation results of the complete WuRx chain: a) wake-up patern, b) 
received OOK modulated data, c) subsampled and amplified signal, d) 
envelope-detected signal, e) digital demodulated data, f) wake-up signal at the 
output of the receiver 




































Fig. 4.24: Calculation of the sensitivity based on the simulation results 
 
Table 4.3: Power Dissipation Breakdown for Individual Blocks 
 
Table 4.4 compares the performance of some of the best wake-up receivers to 
date. It can be seen that the proposed dual-mode wake-up receiver operates with a 
relatively high sensitivity, while consuming ultra-low power from the supply. Also, 
unlike [51], the power dissipation in the ID mode is stil very low as a result of 
using the subsampling architecture. The energy consumption per bit for this wake-
up receiver has been calculated in each mode by calculating the measured power 
dissipation to data rate. For a fair comparison, the FOM has been defined as the 
dissipated energy per bit (J/bit) for each mode of operation multiplied by the 





















 Input referred noise (MO mode)
Pin-12
Input referred noise (ID mode)
Pmds(MO) Pmds(ID)














MO 5µ 7.8µ 16.5n 2.7µ 280n 250n 16µ 
ID 5µ 13µ 500n 2.7µ 280n 250n 21.7µ 
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Table 4.4: Performance Comparison of the Published Wake-Up Receivers 
 
It is worth noting that although the FOM of the receiver in [46] is comparable to 
that of our receiver in ID mode, the former has been achieved at the cost of much 
larger power dissipation, that is higher than the typical value of 100 µW for an 
ultra-low power wake-up receiver. Therefore, employing the dual-mode 
architecture with two diferent detection bandwidths has enabled our receiver to be 
the most energy-eficient wake-up receiver to date operating with an input power 
of as low as -78.5 dBm. The detailed test plan as wel as the complete measurement 




[47] [22] [34] [46] [51] This Work [56] 
Freq. (GHz) 0.868 2 0.915 2.4 0.915 0.915 
Technology 130 nm 90 nm 90 nm 65 nm 0.18 µm 130 nm 
Data Rate 
(bit/s) 64 100 k 10 k 250 k 1 k/200 k 10 k/200 k 
Sensitivity 
(dBm) -83 -72 -80 -87 -75.8/-72 -78.5/-75 
Power 




46.87 0.52 5.1 1.66 8.5 5.39 1.64 0.11 
FOM 
(x10-20) 23.5 3.2 5.1 0.33 22.3 34 2.3 0.34 
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The graphical locations of our subsampling-based wake-up receiver [20] 
presented in Chapter 3 as wel as the dual-mode wake-up receiver [56] presented in 
this chapter have been shown in comparison to other ultra-low power receivers in 
Fig. 4.25. 
 
Fig. 4.25: Location of our receivers among other ultra-low power receivers 
4.10 Conclusion 
In this chapter, a novel wake-up receiver based on the subsampling architecture is 
proposed. Using this architecture, the energy consumption is reduced by adopting 
two modes of operation with diferent power dissipations and detection bandwidth. 
During the Monitoring mode (MO), the start frame bits are received at a data rate 
of 10 kbps, while during the ID mode the remaining wake-up patern is transmited 
at 200 kbps. The gain of the front-end amplifier and hence the power dissipation is 
reduced in the MO mode, which in turn causes an increase in the overal noise 
figure of the receiver. However, this is compensated by intentionaly lowering the 
data rate as wel as the detection bandwidth of the receiver. 
The proposed wake-up receiver is designed and fabricated in 130 nm CMOS 
technology with a core size of 0.2 mm2 for the target frequency range of 902-928 
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MHz dedicated for ISM band applications. The measured results showed that the 
proposed dual-mode receiver achieves a sensitivity of -78.5 dBm and -75 dBm 
while dissipating an average power of 16.4 µW and 22.9 µW during MO and ID 
modes, respectively. The proposed receiver achieves the smalest energy per bit-



























Test Plan and Measurement 
The wake-up receiver presented in Chapter 4 has been laid out and fabricated with 
IBM 130nm CMOS process. Fig. 5.1 shows the magnified view of the die. The core 
size of the wake-up receiver is around 0.2 mm2 and the total area of the chip 
including the pads is 1 mm2. The total curent consumption of the receiver during 




Fig. 5.1: Photo of the wake-up receiver die 
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5.1 Definition of the Pins 
The die has been placed inside a 44 pins Ceramic Quad Flat Package, CQFP44, 
where only 28 pins are being used by the chip. Table 5.1 includes the definition of 
the Input (I) and Output (O) pins for Analog (A) and Digital (D) signals as wel as 
power supply nets. 
 
Table 5.1: Description of the Pins inside the CQFP44 Package 
Pin Pin Name Type Description 
2 AMP_BIAS I/D Biasing Data for the Front-End Amplifier 
3 AMP_TUNE I/D Tuning Data for the Front-End Amplifier 
4 RESET I/D Reset Signal 
5 CLK_BIAS I/D Clock for Biasing the Front-End Amplifier  
6 IEXT1 I/A External Biasing for Front-End Amplifier 
7 EXT1_EN I/D Enable Signal for Biasing the Front-End Amplifier 
8 HP_EXT I/D External power-mode selection 
9 BER_TEST I/D BER Test Selection 
13 VSSRING Power Ground 
15 IEXT2 I/A External Biasing for Baseband Amplifier 
16 EXT2_EN I/D Enable Signal for Biasing the Baseband Amplifier 
17 VDDRING Power 1V Pad Ring Power Supply 
18 MONO O/D Output of the Monostable Multivibrator block 
19 CLK_ID I/D Clock for the ID-Code Input Data 
20 DATA_ID I/D ID-Code Input Data 
24 WAKEUP O/D Output Wakeup signal 
25 RESET_DIG I/D Digital Block Reset Signal 
26 ENV_OUT O/A Output of the Envelope Detector 
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28 AMP_OUT O/A Output of the Front-End Amplifier 
30 VSS Power Ground 
31 DIG_OUT O/D Demodulated Digital Baseband Data 
32 VCO_OUT O/D VCO Output Signal 
35 FREF I/A External Reference Oscilator 
36 START_CAL I/D VCO Calibration ON/OFF 
37 VDDD Power  1V Digital Power Supply 
38 VDD Power 500mV Analog Power Supply 
39 RF- I/A Negative Port of the Input RF Signal 
40 RF+ I/A Positive Port of Input RF Signal 
5.2 Test Equipment 
The folowing test equipment is used to setup the test environment and to initiate 
the measurements: 
 
 DC Power Supply/Meter (Keithley 2400 SourceMeter): To generate VDD, 
VDDD, VDDRING power supplies, to feed external bias curents IEXT1, 
IEXT2 (If required), and to accurately measure the power dissipation 
 Paralax board of education with a PIC16C57 Microcontroler: To feed in 
the folowing 12 digital control signals: AMP_BIAS (5-bits serial data), 
AMP_TUNE (5-bits serial data), RESET, CLK_BIAS, EXT1_EN, EXT2_EN, 
HP_EXT, BER_TEST, CLK_ID, DATA_ID (8-bits serial data), RESET_DIG, 
and START_CAL 
 Agilent E5071B Network Analyzer: To analyze the input matching of the 
receiver  
 Agilent E4438C ESG Vector Signal Generator: To generate the OOK 
modulated signal to the receiver and to perform the BER measurement 
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 Agilent E4445A Spectrum Analyzer 
 DPO7254 Digital Phosphor Osciloscope 
5.3 Preliminary Test Plan 
Table 5.2 summarizes the minimum, typical, and maximum bias voltage and 
curent values for test pins. The values have been obtained from the extracted 
simulation results across the PVT corners prior to the measurements. 
 
Table 5.2: Operating Conditions and Expected Bias Voltages and Curent 
Parameter Test Pin Min Typical Max Unit Condition 
Analog Power Supply VDD 475 500 610 mV - 
Digital Power Supply VDDD 0.9 1 1.12 V - 
Front-End Amplifier’s 
Bias Voltage IEXT1 130 159 200 mV - 
BB Amplifier 
Bias Voltage IEXT2 160 297 500 mV - 
Curent Consumption 
from 0.5 V Supply VDD 
25.67 26.96 32.97 µA MO mode 
36.53 38.37 46.92 µA  ID Mode 
Curent Consumption 
from 1 V Supply VDDD 2.45 2.58 3.14 µA - 
 
The output of the front-end amplifier (AMP_OUT) is also expected to behave 





Table 5.3: Operating Conditions of the Front-End Amplifier 
 
The digital control signals as wel as the clocks are fed into the chip through the 
programmed microcontroler for the folowing modes of operation: VCO calibration 
mode, wakeup or normal mode, and BER test mode. This has been described in 
Table 5.4. 
 










AMP_BIAS - 00111 00111 
AMP_TUNE - 00111 00111 
RESET 1 0 0 
CLK_BIAS OFF ON ON 
EXT1_EN 0 0 0 
HP_EXT 0 0 1 
BER_TEST 0 0 1 
EXT2_EN 0 0 0 
CLK_ID OFF ON ON 
DATA_ID - Programmable  - 
RESET_DIG 1 0 - 
START_CAL 1 0 0 
 
Parameter Min Typical Max Unit Condition 
Voltage Gain 388 500 850 V/V digital tuning input varies 
from 00000 to 11111 
during the ID mode 
Center Frequency 18 30 35 MHz 
Bandwidth 10 15 18 MHz 
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The codeword for the AMP_BIAS  and AMP_TUNE has been found based on the 
typical extraction and PVT corner. Note that external biasing may be only needed 
(i.e. EXT1_EN=1 and EXT2_EN =1) if the measured gate-source voltage of the 
diode-connected NMOS transistors (connected to the IF and BB Amplifier stages, 
respectively) is out of the expected range. 
In the wakeup-testing mode, the programmable 8-bits unique wakeup code 
defined as DATA_ID wil be clocked into the internal 8 shift registers via CLK_ID 
prior to reception of data. However, the actual wakeup code in the ID mode is 
received in the forms of 16-bits Manchester-coded word. For instance, the uncoded 
8-bits wake-up code of 11000011 would corespond to the folowing Manchester-
coded bits: 10-10-01-01-01-01-10-10. 
Table 5.5 specifies the preamble bits as wel as the staring bits and Manchester 
coded wakeup bits during the wakeup-testing mode. As a result, having received 
the preamble and starting bits, the true wakeup signal is only generated once the 
received wakeup code matches the pre-loaded 8-bits wakeup data. 
 
Table 5.5: Preamble, starting, and wakeup code bits in wakeup-testing mode 






1,0,1,0,1,0,1,0 0,1,0,1,0,1 1,code[14:0] 0,1,0,1,1,0 0,code[14:0] 
5.4 Input Matching 
Having verified that al the measurable voltages and curents described earlier are 
within the expected range, the first critical parameter to investigate is the input 
matching of the wake-up receiver. For this purpose, an RF balun of 
0915BM15A0001E from Johanson Technology, which also behaves as a bandpass 
filter for the frequency range between 902 MHz to 928 MHz, has been employed 
103 
 
at the front-end of the receiver and is soldered on the printed circuit board. This 
component is supposed to provide the single-end to diferential conversion for the 
input RF signal as wel as the required high-Q filtering. Fig. 5.2 shows the 
schematic of the input matching components for the chip. The on-board matching 
components of L1=L2=20 nH, and C1=C2=0.8 pF are soldered close to the 
packaged chip in order to provide the required impedance see from the output of 
the RF balun. 
The S11 parameter is measured using the Agilent E5071B Network Analyzer. 
However, the additional matching elements of L0=6 nH and C0=12 pF are found 
after the first S11 measurments and are soldered close to the edge of the pcb in 




Fig. 5.2: Schematic of the external components for input matching 
 

























5.5 VCO Frequency Calibration 
In practice, the output frequency of the VCO has been measured after an on-chip 
divide-by-8 block folowed by an output bufer. The measured plot of fVCO is shown 
in Fig. 5.4. It can be seen that the output frequency increases gradualy from its 
initial frequency of 10.4 MHz, which translates to 83.2 MHz for the internal VCO 
frequency. The final calibrated frequency is close to 17 MHz that is translated to an 
internal desired VCO frequency of 136 MHz. Fig 5.5 depicts the spectrum 
frequency of the VCO, which has been measured by the spectrum analyzer. 
 
 






Fig. 5.5: Snapshot for the measured frequency spectrum of the fVCO  using the 
spectrum analyzer 
5.6 Subsampler+IF-amplifier 
As mentioned earlier, an external RF balun has been used on the test board, which 
also acts as a bandpass filter to provide the required filtering of the RF signal 
centered at 915 MHz with a bandwidth of 26 MHz. In order to verify the 
performance of the combined on-chip subsampler/IF-amplifier after the external 
RF filtering, the folowing test procedure has been performed: 
By intentionaly varying the sampling frequency of the VCO from the desired 
136 MHz, the RF signal at 915 MHz wil be downconverted to a frequency other 
than the center frequency of 37 MHz. As a result, a plot of the frequency spectrum 
for the subsampled and amplified signal wil be obtained through measuring the 




Fig. 5.6 shows the simulated and measured frequency response of the combined 
blocks of the subsampler and IF-amplifier (including the output bufer). However, 
due to a limitation in the frequency resolution of the VCO calibration circuit, some 
of the nearby frequencies cannot be easily obtained. Instead, the supply voltage has 
been slightly tuned in order to acquire and plot the missing points that are very close 
to the desired frequency of 136 MHz, 
 
Fig. 5.6: Simulated and Measured a) Frequency response and b) Noise Figure of 
the combined subsampler+IF-amplifier in the two modes 











































Using the above technique, the measured points are obtained by adjusting the 
subsampling frequencies to 125 MHz, 126 MHz, 134 MHz, 135 MHz, 136 MHz, 
137 MHz, and 138 MHz that bring the RF signal at 915 MHz down to 
coresponding IF frequencies of 40 MHz, 33 MHz, 23 MHz, 30 MHz, 37 MHz, 44 
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MHz, and 51 MHz al with the sampling ratio of 7, respectively. It can be seen from 
Fig. 5.6.a that the 3-dB bandwidth of the IF-amplifier is around 13 MHz in the two 
modes of operation. The measured values of the voltage gains using the spectrum 
analyzer are close to the ones already obtained from the post-layout simulation. 
Fig. 5.6.b shows the noise contribution of the combined subsampler and IF-
amplifier in the two modes obtained from post-layout simulation and measurement 
results. The total noise factor of the receiver prior to the envelope detector during 
the MO mode is about 5 dB higher than the noise factor during the ID mode, which 
agrees with the results of the post-layout simulation. 
5.7 Wakeup and BER Tests 
Once the on-chip VCO block has been calibrated to the desired sampling frequency 
and the operation of the combined front-end amplifier/subsampler circuit has been 
fuly verified, the chip wil be ready to perform two critical measurements: Wakeup 
and BER. 
Not al of the existing wakeup receivers that are implemented for academic 
purposes include an on-chip detection circuitry for generating the wakeup signal, 
mainly due to the large required area for digital circuits. Therefore, the digital 
detection is usualy performed of-chip. 
We have included a dedicated al-digital detection block in our design, whose job 
is to detect the transmited data that are only received at the expected data rate of 
10 kbps and 200 kbps during the MO and ID mode, respectively and to ultimately 
generate the wakeup signal as soon as the corect programmable wakeup code has 
been received. 
In order to perform this test, we initialy modulate the complete wake-up patern 
according to the same timing used in the simulation results of Fig. 4.23 and measure 
the received demodulated signal at the output of the IF-amplifier as wel as the 
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envelop detector. Fig. 5.7 shows the measured waveform at the output of the IF-
amplifier. 
Unfortunately, the output of the envelop detector failed to be measured properly. 
However, the demodulated digital signal at the output of the receiver in the two 
modes as wel as the wake-up signal have been successfuly measured by probing 
the DIG_OUT and WAKEUP output pins as shown in Fig. 5.8. This confirms the 
functionality of the envelope detector as wel as the digital detection block. 
Note that although the receiver wil be able to detect signals with much lower 
amplitudes, the measured result has been shown for a moderate input power of -70 
dBm, only to demonstrate that the complete receiver including the detection 
circuitry is working properly as expected. 
 
 





Fig. 5.8: Top: Measured demodulated wake-up bits, botom: The wakeup signal 
measured at the output of the detection block 
The sensitivity of the wake-up receiver has been measured in the MO and ID 
modes with a 915 MHz OOK-modulated signal. As mentioned earlier, the BER test 
is performed using an Agilent E4438C ESG Vector Signal Generator with an 
internaly generated PN23 pseudo-random patern. The test setup for BER 
measurement of the wakeup receiver has been shown in Fig. 5.9. 
Unlike the wakeup test that is only performed for the two data rates of 10 kbps 
and 200 kbps during MO and ID modes, the BER measurement includes diferent 
data rates and input power in order to find the sensitivity at a BER of 10-3. Plots of 
the measured BER vs. sensitivity during the MO and ID modes are shown in Fig. 
5.10a and Fig. 5.10.b, respectively. Based on the measured results, the sensitivity 
is about -75 dBm for a data rate of 200 kbps during the ID mode and -78.5 dBm for 






Fig. 5.9: Test setup for BER measurement of the wakeup receiver 
It should be noted that employing the large PN23 pseudo-random patern for an 
accurate measurement of the BER would take some time for performing the 
complete test. This may increase the probability of a change in temperature and 
hence the VCO frequency. Thus, the VCO and the IF signal have been continuously 
examined and the VCO frequency is manualy adjusted either by slightly varying 
the analog supply voltage or recalibration of the VCO whenever a frequency 
deviation is observed. Therefore, a given test have been repeated in some cases. 
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However, this has not been the issue when measuring the gain and NF of the 
receiver as the temperature and other environmental parameters do not vary 
abruptly over the duration of a given measurement. 
 
 
Fig. 5.10: Measured BER vs. sensitivity of the wake-up receiver during the a) MO 
and b) ID mode 




































We would also like to study the efect of RF modulation frequency on the 
sensitivity in order to find the bandwidth for which the receiver sensitivity is beter 
than -70 dBm. Shown in Fig. 5.11, the sensitivity points are obtained by measuring 
the minimum input power to the receiver which yields the BER of 0.1% for a 
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frequency range of 900 MHz to 930 MHz. This test has been done for both MO and 
ID modes for a data rate of 10 kbps and 200 kbps, respectively. 
 
 

































Conclusion and Future Works 
6.1 Conclusion 
The goal of this thesis was to employ the available receiver architectures and 
techniques to present a new topology for wake-up receivers. These wakeup receives 
can be potentialy used in wireless sensor networks and mainly for indoor 
biomedical and body area network applications. 
By combining the subsampling and the Tuned Radio Frequency (TRF) receiver 
topologies as a first approach, the total power consumption of wake-up receivers 
was successfuly lowered while maintaining the sensitivity at a moderate range for 
indoor wireless channel applications. According to the extracted post-layout 
simulation results, the proposed WuRx draws 56 μA from a 0.5 V supply and has a 
sensitivity of -70 dBm. It occupies an area of 0.15 mm2 in the TSMC 90nm CMOS 
technology. 
Another ultra-low-power WuRx was also proposed based on our previously 
designed subsampling-receiver topology in order to reduce the energy consumption 
through adoption of two wake-up modes of operation with diferent power 
dissipations and detection bandwidths. During the Monitoring (MO) mode, the start 
frame bits are received at a data rate of 10 kbps, while during the Identifier (ID) 
mode the remaining wake-up patern is transmited at 200 kbps. By lowering the 
gain of the front-end amplifier in the MO mode the power dissipation is reduced, 
which in turn causes an increase in the overal noise figure of the receiver. However, 
adequate sensitivity is maintained by intentionaly lowering the data rate as wel as 
the detection bandwidth of the receiver. The proposed wake-up receiver was 
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designed and fabricated in IBM 130 nm technology with a core size of about 
0.2 mm2 for the target frequency range of 902-928 MHz. The measured results 
showed that the proposed dual-mode receiver achieves a sensitivity of -78.5 dBm 
and -75 dBm while dissipating an average power of 16.4 µW and 22.9 µW during 
MO and ID modes, respectively. 
6.2 Future Works 
Clearly, our implemented wakeup receiver has several impairments that should be 
addressed and improved in the future. One of the most critical issues of this design 
is that only regular I/O pads has been employed in the layout of the chip without 
any on-chip ESD protection. Instead, of-chip ESD protection ICs are soldered on 
the PCB. As a result, we ended up having very sensitive packaged chips that must 
be handled with extra care before they are soldered on the PCB for measurements. 
Due to the above issue, only two out of five packaged chips successfuly passed 
the preliminary test plan as discussed in the previous chapter. However, later, only 
one of the chips could pass al the measurement steps including the wakeup and 
BER tests. Therefore, one of the most crucial amendments to the existing wakeup 
receiver chip is to include enough ESD protection diodes in the layout to prevent 
the internal circuits from “blowing”. 
Aside from the above layout related issues, one can think of the folowing 
improvements as potential research works in this area. 
6.2.1 LC Oscilator for VCO 
Throughout the thesis, ring-oscilator based VCO has been preferred over the LC 
oscilator due to its lower power consumption and inherit smal required area. 
However, the known disadvantages of the ring-oscilator including degraded phase 
noise and high frequency variation across PVT have created constraint for our 
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design, increased the noise bandwidth, and deteriorated the sensitivity of the 
receiver.   
Unlike the ring-oscilator, the LC oscilator could potentialy be a beter option 
when it comes to its phase noise and jiter performance. By using the LC-based 
instead of a ring-oscilator based VCO for generating the sampling frequency in our 
receiver, the noise bandwidth be reduced and hence the overal sensitivity could be 
improved significantly. Although this would imply more dissipated power and may 
not be a perfect solution for a short-range ultra-low power design, but it may be an 
appealing alternative for longer-transmission channels where improving the 
sensitivity is more critical. 
6.2.2 Dual-Tone Architecture 
In spite of being immune to out-of-band interferes owing to the high-Q RF front-
end filtering, the implemented wakeup receiver may stil be susceptible to in-band 
interferes. A smart interference-rejection technique could be to transmit the signal 
on 2 RF carier tones instead of only 1 tone [69]. Having received the two tones, 
the intermodulation signal wil be generated by the squaring function of the 
envelope detector and can be downconverted to the baseband by a mixer. 
Combining the above idea with our subsampling energy-eficient topology, one 
can try to build a wake-up receiver as hypotheticaly demonstrated in Fig. 6.1. 
The two 2-tone carier signal that are apart by ∆f are initialy down-converted to 
a IF-frequency using the T/H circuit at the front-end. The two down-converted 
diferential signals are then converted to single-ended signals and get amplified 
prior to the envelope detection. The subsequent band-pass filter wil then filter the 
intermodulation signal that is produced at the output of the envelope detector. A 
mixer can finaly downconvert the frequency information at ∆f to DC, where an 




Fig. 6.1: Proposed single/dual-tone subsampling-based WuRx architecture 
Least but not last, this work has opened a new prospective on ultra-low power 
wake-up receiver architecture, which can be combined with other novel design 
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